Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Aug  8 09:43:22 2021
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.630        0.000                      0                 2494        0.095        0.000                      0                 2494        1.100        0.000                       0                  1397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_IN1_D_0_clk_p                {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          
    clk0_bufgin                  {0.000 5.000}        10.000          100.000         
    clkfb_bufgin                 {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_0_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        3.971        0.000                      0                 1281        0.121        0.000                      0                 1281       15.000        0.000                       0                   961  
    clk0_bufgin                        5.254        0.000                      0                  735        0.095        0.000                      0                  735        4.232        0.000                       0                   429  
    clkfb_bufgin                                                                                                                                                                  48.592        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk0_bufgin                    clk_out1_design_1_clk_wiz_0_0        1.630        0.000                      0                  510        1.026        0.000                      0                  510  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       48.424        0.000                      0                    8        0.777        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_0_clk_p
  To Clock:  CLK_IN1_D_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN1_D_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.939ns  (logic 23.448ns (51.042%)  route 22.491ns (48.958%))
  Logic Levels:           118  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[11]
                         net (fo=4, routed)           0.926    42.517    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[11]
    SLICE_X116Y46        LUT4 (Prop_lut4_I0_O)        0.043    42.560 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45/O
                         net (fo=2, routed)           0.367    42.926    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45_n_0
    SLICE_X116Y47        LUT6 (Prop_lut6_I1_O)        0.043    42.969 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26/O
                         net (fo=11, routed)          0.355    43.324    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I0_O)        0.043    43.367 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.367    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.623 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.623    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_0
    SLICE_X118Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.731 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_42/O[0]
                         net (fo=1, routed)           0.342    44.073    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_42_n_7
    SLICE_X119Y47        LUT3 (Prop_lut3_I2_O)        0.123    44.196 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_19/O
                         net (fo=1, routed)           0.000    44.196    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[4]
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][4]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y47        FDRE (Setup_fdre_C_D)        0.033    48.167    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][4]
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -44.196    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.868ns  (logic 23.507ns (51.249%)  route 22.361ns (48.751%))
  Logic Levels:           118  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[11]
                         net (fo=4, routed)           0.926    42.517    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[11]
    SLICE_X116Y46        LUT4 (Prop_lut4_I0_O)        0.043    42.560 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45/O
                         net (fo=2, routed)           0.367    42.926    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45_n_0
    SLICE_X116Y47        LUT6 (Prop_lut6_I1_O)        0.043    42.969 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26/O
                         net (fo=11, routed)          0.355    43.324    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I0_O)        0.043    43.367 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.367    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.623 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.623    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_0
    SLICE_X118Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    43.788 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_42/O[1]
                         net (fo=1, routed)           0.212    44.001    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_42_n_6
    SLICE_X119Y47        LUT3 (Prop_lut3_I2_O)        0.125    44.126 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_18/O
                         net (fo=1, routed)           0.000    44.126    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[5]
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][5]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y47        FDRE (Setup_fdre_C_D)        0.034    48.168    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][5]
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -44.126    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.747ns  (logic 23.389ns (51.126%)  route 22.358ns (48.874%))
  Logic Levels:           117  (CARRY4=82 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[11]
                         net (fo=4, routed)           0.926    42.517    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[11]
    SLICE_X116Y46        LUT4 (Prop_lut4_I0_O)        0.043    42.560 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45/O
                         net (fo=2, routed)           0.367    42.926    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45_n_0
    SLICE_X116Y47        LUT6 (Prop_lut6_I1_O)        0.043    42.969 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26/O
                         net (fo=11, routed)          0.355    43.324    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I0_O)        0.043    43.367 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.367    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    43.675 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/O[3]
                         net (fo=1, routed)           0.210    43.885    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_4
    SLICE_X119Y46        LUT3 (Prop_lut3_I2_O)        0.120    44.005 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_20/O
                         net (fo=1, routed)           0.000    44.005    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[3]
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][3]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y46        FDRE (Setup_fdre_C_D)        0.033    48.167    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][3]
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -44.005    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.723ns  (logic 23.366ns (51.104%)  route 22.357ns (48.896%))
  Logic Levels:           117  (CARRY4=82 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[11]
                         net (fo=4, routed)           0.926    42.517    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[11]
    SLICE_X116Y46        LUT4 (Prop_lut4_I0_O)        0.043    42.560 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45/O
                         net (fo=2, routed)           0.367    42.926    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45_n_0
    SLICE_X116Y47        LUT6 (Prop_lut6_I1_O)        0.043    42.969 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26/O
                         net (fo=11, routed)          0.355    43.324    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I0_O)        0.043    43.367 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.367    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_90_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    43.645 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/O[2]
                         net (fo=1, routed)           0.208    43.854    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_5
    SLICE_X119Y46        LUT3 (Prop_lut3_I2_O)        0.127    43.981 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_21/O
                         net (fo=1, routed)           0.000    43.981    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[2]
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][2]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y46        FDRE (Setup_fdre_C_D)        0.034    48.168    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][2]
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -43.980    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.576ns  (logic 23.303ns (51.130%)  route 22.273ns (48.870%))
  Logic Levels:           117  (CARRY4=82 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[16])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[16]
                         net (fo=2, routed)           0.864    42.455    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[16]
    SLICE_X116Y47        LUT5 (Prop_lut5_I3_O)        0.043    42.498 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_46/O
                         net (fo=2, routed)           0.335    42.832    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_46_n_0
    SLICE_X116Y46        LUT6 (Prop_lut6_I0_O)        0.043    42.875 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_41/O
                         net (fo=2, routed)           0.388    43.263    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_41_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I2_O)        0.043    43.306 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_91/O
                         net (fo=1, routed)           0.000    43.306    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_91_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217    43.523 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/O[1]
                         net (fo=1, routed)           0.185    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_6
    SLICE_X119Y46        LUT3 (Prop_lut3_I2_O)        0.125    43.834 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_22/O
                         net (fo=1, routed)           0.000    43.834    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[1]
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][1]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y46        FDRE (Setup_fdre_C_D)        0.034    48.168    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][1]
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -43.834    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.470ns  (logic 23.204ns (51.031%)  route 22.266ns (48.969%))
  Logic Levels:           117  (CARRY4=82 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[16])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[16]
                         net (fo=2, routed)           0.864    42.455    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[16]
    SLICE_X116Y47        LUT5 (Prop_lut5_I3_O)        0.043    42.498 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_46/O
                         net (fo=2, routed)           0.335    42.832    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_46_n_0
    SLICE_X116Y46        LUT6 (Prop_lut6_I0_O)        0.043    42.875 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_41/O
                         net (fo=2, routed)           0.388    43.263    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_41_n_0
    SLICE_X118Y46        LUT4 (Prop_lut4_I2_O)        0.043    43.306 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_91/O
                         net (fo=1, routed)           0.000    43.306    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_91_n_0
    SLICE_X118Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    43.426 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43/O[0]
                         net (fo=1, routed)           0.178    43.605    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_43_n_7
    SLICE_X119Y47        LUT3 (Prop_lut3_I2_O)        0.123    43.728 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_23/O
                         net (fo=1, routed)           0.000    43.728    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[0]
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y47        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][0]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y47        FDRE (Setup_fdre_C_D)        0.034    48.168    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][0]
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -43.728    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.027ns  (logic 24.004ns (53.310%)  route 21.023ns (46.690%))
  Logic Levels:           124  (CARRY4=87 DSP48E1=3 LUT2=3 LUT3=20 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.745    -1.739    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X114Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y46        FDRE (Prop_fdre_C_Q)         0.259    -1.480 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.438    -1.042    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE[6]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.043    -0.999 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_i_1/O
                         net (fo=1, routed)           0.312    -0.687    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_i_1_n_0
    DSP48_X8Y18          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.050 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0/P[24]
                         net (fo=8, routed)           0.627     2.676    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_n_81
    SLICE_X111Y56        LUT3 (Prop_lut3_I1_O)        0.043     2.719 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_190/O
                         net (fo=17, routed)          0.454     3.173    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_190_n_0
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.043     3.216 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_347/O
                         net (fo=1, routed)           0.292     3.508    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_347_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.698 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.698    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_176_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.751    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_173_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_172/CO[0]
                         net (fo=13, routed)          0.403     4.293    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_172_n_3
    SLICE_X110Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.678 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.678    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_167_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.732 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.732    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_102_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.808 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_101/CO[1]
                         net (fo=13, routed)          0.495     5.303    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_101_n_2
    SLICE_X106Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     5.681 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.681    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_166_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.735    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_100_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.811 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_35/CO[1]
                         net (fo=18, routed)          0.359     6.170    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_35_n_2
    SLICE_X107Y60        LUT3 (Prop_lut3_I0_O)        0.124     6.294 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_584/O
                         net (fo=1, routed)           0.000     6.294    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_584_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.561 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.561    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_458_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.614 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.614    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_317_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.691 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_155/CO[1]
                         net (fo=17, routed)          0.342     7.032    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_155_n_2
    SLICE_X109Y62        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.398 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.398    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_463_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.451 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     7.451    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_320_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.528 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_156/CO[1]
                         net (fo=17, routed)          0.323     7.851    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_156_n_2
    SLICE_X107Y63        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.217 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.217    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_562_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.270    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_446_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.347 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_313/CO[1]
                         net (fo=15, routed)          0.497     8.844    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_313_n_2
    SLICE_X108Y61        LUT3 (Prop_lut3_I0_O)        0.122     8.966 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_684/O
                         net (fo=1, routed)           0.000     8.966    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_684_n_0
    SLICE_X108Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.222 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.222    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_567_n_0
    SLICE_X108Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.276 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.276    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_449_n_0
    SLICE_X108Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.352 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_314/CO[1]
                         net (fo=15, routed)          0.498     9.849    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_314_n_2
    SLICE_X109Y59        LUT3 (Prop_lut3_I0_O)        0.124     9.973 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_687/O
                         net (fo=1, routed)           0.000     9.973    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_687_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.240    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_572_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.293    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_452_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.370 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_315/CO[1]
                         net (fo=15, routed)          0.424    10.794    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_315_n_2
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.122    10.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_690/O
                         net (fo=1, routed)           0.000    10.916    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_690_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.172 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.172    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_577_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.226 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.226    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_455_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_316/CO[1]
                         net (fo=15, routed)          0.463    11.765    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_316_n_2
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.124    11.889 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_709/O
                         net (fo=1, routed)           0.000    11.889    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_709_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.145 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.145    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_612_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.199 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.199    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_512_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.275 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_391/CO[1]
                         net (fo=15, routed)          0.553    12.828    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_391_n_2
    SLICE_X110Y52        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    13.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.206    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_617_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.260 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.260    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_515_n_0
    SLICE_X110Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.336 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_392/CO[1]
                         net (fo=15, routed)          0.560    13.896    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_392_n_2
    SLICE_X107Y48        LUT3 (Prop_lut3_I0_O)        0.124    14.020 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_754/O
                         net (fo=1, routed)           0.000    14.020    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_754_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.287    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_655_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.340 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_541/CO[3]
                         net (fo=1, routed)           0.001    14.340    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_541_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_430/CO[1]
                         net (fo=15, routed)          0.447    14.864    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_430_n_2
    SLICE_X106Y47        LUT3 (Prop_lut3_I0_O)        0.122    14.986 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_757/O
                         net (fo=1, routed)           0.000    14.986    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_757_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.242    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_660_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.296 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.296    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_544_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.372 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_431/CO[1]
                         net (fo=15, routed)          0.417    15.789    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_431_n_2
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    15.913 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_760/O
                         net (fo=1, routed)           0.000    15.913    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_760_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.169    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_665_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_547/CO[3]
                         net (fo=1, routed)           0.001    16.224    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_547_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.300 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_432/CO[1]
                         net (fo=15, routed)          0.528    16.828    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_432_n_2
    SLICE_X108Y47        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    17.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_670/CO[3]
                         net (fo=1, routed)           0.000    17.206    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_670_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.260    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_550_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.336 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_433/CO[1]
                         net (fo=15, routed)          0.497    17.834    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_433_n_2
    SLICE_X109Y50        LUT2 (Prop_lut2_I0_O)        0.124    17.958 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_597/O
                         net (fo=1, routed)           0.000    17.958    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_597_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    18.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_489/CO[1]
                         net (fo=15, routed)          0.521    18.729    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_489_n_2
    SLICE_X110Y44        LUT3 (Prop_lut3_I0_O)        0.122    18.851 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_774/O
                         net (fo=1, routed)           0.000    18.851    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_774_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.107 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    19.107    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_713_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_622_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.237 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_518/CO[1]
                         net (fo=15, routed)          0.386    19.623    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_518_n_2
    SLICE_X109Y44        LUT3 (Prop_lut3_I0_O)        0.124    19.747 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_777/O
                         net (fo=1, routed)           0.000    19.747    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_777_n_0
    SLICE_X109Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_718/CO[3]
                         net (fo=1, routed)           0.000    20.014    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_718_n_0
    SLICE_X109Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.067 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_625/CO[3]
                         net (fo=1, routed)           0.000    20.067    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_625_n_0
    SLICE_X109Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.144 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_519/CO[1]
                         net (fo=15, routed)          0.465    20.609    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_519_n_2
    SLICE_X108Y43        LUT3 (Prop_lut3_I0_O)        0.122    20.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_780/O
                         net (fo=1, routed)           0.000    20.731    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_780_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.987 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.987    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_723_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.041 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_628/CO[3]
                         net (fo=1, routed)           0.000    21.041    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_628_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.117 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_520/CO[1]
                         net (fo=15, routed)          0.539    21.656    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_520_n_2
    SLICE_X109Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    22.024 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    22.024    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_728_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    22.190 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_631/O[1]
                         net (fo=2, routed)           0.446    22.636    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_631_n_6
    SLICE_X107Y45        LUT3 (Prop_lut3_I2_O)        0.123    22.759 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_749/O
                         net (fo=1, routed)           0.000    22.759    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_749_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    22.954 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.954    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_650_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.031 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_539/CO[1]
                         net (fo=15, routed)          0.415    23.446    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_539_n_2
    SLICE_X111Y44        LUT3 (Prop_lut3_I0_O)        0.122    23.568 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_789/O
                         net (fo=1, routed)           0.000    23.568    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_789_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.835 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.835    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_738_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.888 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.888    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_647_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.965 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_540/CO[1]
                         net (fo=17, routed)          0.318    24.283    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_540_n_2
    SLICE_X112Y45        LUT3 (Prop_lut3_I0_O)        0.122    24.405 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_786/O
                         net (fo=1, routed)           0.000    24.405    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_786_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.661 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.661    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_737_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_646_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    24.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_538/CO[1]
                         net (fo=17, routed)          0.422    25.213    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_538_n_2
    SLICE_X113Y45        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    25.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.581    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_764_n_0
    SLICE_X113Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.634 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.634    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_675_n_0
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.773 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_553/CO[0]
                         net (fo=5, routed)           0.331    26.104    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_553_n_3
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.131    26.235 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_481/O
                         net (fo=1, routed)           0.197    26.432    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_481_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    26.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_354_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.769 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_181/CO[3]
                         net (fo=1, routed)           0.001    26.770    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_181_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.824 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_105/CO[3]
                         net (fo=1, routed)           0.000    26.824    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_105_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.878 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_36/CO[3]
                         net (fo=56, routed)          0.649    27.527    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_36_n_0
    SLICE_X107Y47        LUT6 (Prop_lut6_I2_O)        0.043    27.570 f  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_434/O
                         net (fo=15, routed)          0.585    28.155    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_434_n_0
    SLICE_X109Y53        LUT3 (Prop_lut3_I2_O)        0.049    28.204 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_532/O
                         net (fo=2, routed)           0.268    28.472    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_532_n_0
    SLICE_X109Y53        LUT4 (Prop_lut4_I3_O)        0.136    28.608 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_536/O
                         net (fo=1, routed)           0.000    28.608    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_536_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.875 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_406/CO[3]
                         net (fo=1, routed)           0.000    28.875    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_406_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.041 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_274/O[1]
                         net (fo=2, routed)           0.459    29.500    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_274_n_6
    SLICE_X106Y52        LUT3 (Prop_lut3_I0_O)        0.130    29.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_265/O
                         net (fo=2, routed)           0.378    30.008    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_265_n_0
    SLICE_X106Y52        LUT4 (Prop_lut4_I3_O)        0.132    30.140 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_269/O
                         net (fo=1, routed)           0.000    30.140    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_269_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    30.320 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_130/CO[3]
                         net (fo=1, routed)           0.000    30.320    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_130_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.374    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_71_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.428 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.428    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_28_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    30.579 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_26/O[3]
                         net (fo=17, routed)          0.729    31.308    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_26_n_4
    SLICE_X103Y50        LUT3 (Prop_lut3_I0_O)        0.128    31.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_701/O
                         net (fo=2, routed)           0.268    31.704    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_701_n_0
    SLICE_X103Y50        LUT4 (Prop_lut4_I3_O)        0.136    31.840 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_705/O
                         net (fo=1, routed)           0.000    31.840    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_705_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.107 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_603/CO[3]
                         net (fo=1, routed)           0.000    32.107    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_603_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.160 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_503/CO[3]
                         net (fo=1, routed)           0.000    32.160    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_503_n_0
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    32.326 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_381/O[1]
                         net (fo=3, routed)           0.572    32.898    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_381_n_6
    SLICE_X102Y52        LUT3 (Prop_lut3_I1_O)        0.127    33.025 f  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_384/O
                         net (fo=2, routed)           0.260    33.285    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_384_n_0
    SLICE_X102Y52        LUT5 (Prop_lut5_I1_O)        0.134    33.419 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_195/O
                         net (fo=2, routed)           0.281    33.700    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_195_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    33.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.983    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_111_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.037 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.037    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_37_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    34.145 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_19/O[0]
                         net (fo=3, routed)           0.448    34.592    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_19_n_7
    SLICE_X105Y54        LUT4 (Prop_lut4_I1_O)        0.123    34.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_33/O
                         net (fo=1, routed)           0.000    34.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_33_n_0
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231    34.946 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_17/CO[1]
                         net (fo=16, routed)          0.396    35.342    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_17_n_2
    SLICE_X104Y58        LUT5 (Prop_lut5_I0_O)        0.122    35.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_4/O
                         net (fo=2, routed)           0.329    35.794    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_4_n_0
    DSP48_X8Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    38.531 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1/P[8]
                         net (fo=2, routed)           0.419    38.950    feedback/mmcme2_drp_inst/reg_bank/decimal__1_n_97
    DSP48_X8Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    40.600 f  feedback/mmcme2_drp_inst/reg_bank/round_frac18/P[15]
                         net (fo=4, routed)           1.039    41.639    feedback/mmcme2_drp_inst/reg_bank/round_frac18_n_90
    SLICE_X118Y55        LUT6 (Prop_lut6_I1_O)        0.043    41.682 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_26/O
                         net (fo=4, routed)           0.345    42.027    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_26_n_0
    SLICE_X120Y55        LUT6 (Prop_lut6_I4_O)        0.043    42.070 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_25/O
                         net (fo=11, routed)          0.334    42.403    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_25_n_0
    SLICE_X120Y53        LUT4 (Prop_lut4_I1_O)        0.043    42.446 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_89/O
                         net (fo=1, routed)           0.000    42.446    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_89_n_0
    SLICE_X120Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    42.702 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.702    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_42_n_0
    SLICE_X120Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    42.867 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_41/O[1]
                         net (fo=1, routed)           0.296    43.163    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_41_n_6
    SLICE_X121Y53        LUT3 (Prop_lut3_I2_O)        0.125    43.288 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_18/O
                         net (fo=1, routed)           0.000    43.288    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6[5]
    SLICE_X121Y53        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.442    48.694    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X121Y53        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][5]/C
                         clock pessimism             -0.719    47.975    
                         clock uncertainty           -0.086    47.889    
    SLICE_X121Y53        FDRE (Setup_fdre_C_D)        0.034    47.923    feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][5]
  -------------------------------------------------------------------
                         required time                         47.923    
                         arrival time                         -43.288    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        44.947ns  (logic 23.945ns (53.274%)  route 21.002ns (46.726%))
  Logic Levels:           124  (CARRY4=87 DSP48E1=3 LUT2=3 LUT3=20 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.745    -1.739    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X114Y46        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y46        FDRE (Prop_fdre_C_Q)         0.259    -1.480 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.438    -1.042    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_DIVIDE[6]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.043    -0.999 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_i_1/O
                         net (fo=1, routed)           0.312    -0.687    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_i_1_n_0
    DSP48_X8Y18          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.050 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0/P[24]
                         net (fo=8, routed)           0.627     2.676    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1__0_n_81
    SLICE_X111Y56        LUT3 (Prop_lut3_I1_O)        0.043     2.719 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_190/O
                         net (fo=17, routed)          0.454     3.173    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_190_n_0
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.043     3.216 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_347/O
                         net (fo=1, routed)           0.292     3.508    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_347_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.698 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.698    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_176_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.751    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_173_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_172/CO[0]
                         net (fo=13, routed)          0.403     4.293    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_172_n_3
    SLICE_X110Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.678 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.678    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_167_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.732 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.732    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_102_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.808 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_101/CO[1]
                         net (fo=13, routed)          0.495     5.303    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_101_n_2
    SLICE_X106Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     5.681 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.681    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_166_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.735    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_100_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.811 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_35/CO[1]
                         net (fo=18, routed)          0.359     6.170    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_35_n_2
    SLICE_X107Y60        LUT3 (Prop_lut3_I0_O)        0.124     6.294 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_584/O
                         net (fo=1, routed)           0.000     6.294    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_584_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.561 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.561    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_458_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.614 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.614    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_317_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.691 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_155/CO[1]
                         net (fo=17, routed)          0.342     7.032    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_155_n_2
    SLICE_X109Y62        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.398 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.398    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_463_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.451 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     7.451    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_320_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.528 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_156/CO[1]
                         net (fo=17, routed)          0.323     7.851    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_156_n_2
    SLICE_X107Y63        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.217 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.217    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_562_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.270    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_446_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.347 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_313/CO[1]
                         net (fo=15, routed)          0.497     8.844    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_313_n_2
    SLICE_X108Y61        LUT3 (Prop_lut3_I0_O)        0.122     8.966 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_684/O
                         net (fo=1, routed)           0.000     8.966    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_684_n_0
    SLICE_X108Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.222 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.222    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_567_n_0
    SLICE_X108Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.276 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.276    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_449_n_0
    SLICE_X108Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.352 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_314/CO[1]
                         net (fo=15, routed)          0.498     9.849    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_314_n_2
    SLICE_X109Y59        LUT3 (Prop_lut3_I0_O)        0.124     9.973 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_687/O
                         net (fo=1, routed)           0.000     9.973    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_687_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.240    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_572_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.293    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_452_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.370 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_315/CO[1]
                         net (fo=15, routed)          0.424    10.794    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_315_n_2
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.122    10.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_690/O
                         net (fo=1, routed)           0.000    10.916    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_690_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.172 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.172    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_577_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.226 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.226    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_455_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_316/CO[1]
                         net (fo=15, routed)          0.463    11.765    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_316_n_2
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.124    11.889 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_709/O
                         net (fo=1, routed)           0.000    11.889    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_709_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.145 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.145    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_612_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.199 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.199    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_512_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.275 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_391/CO[1]
                         net (fo=15, routed)          0.553    12.828    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_391_n_2
    SLICE_X110Y52        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    13.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.206    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_617_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.260 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.260    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_515_n_0
    SLICE_X110Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.336 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_392/CO[1]
                         net (fo=15, routed)          0.560    13.896    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_392_n_2
    SLICE_X107Y48        LUT3 (Prop_lut3_I0_O)        0.124    14.020 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_754/O
                         net (fo=1, routed)           0.000    14.020    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_754_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.287    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_655_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.340 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_541/CO[3]
                         net (fo=1, routed)           0.001    14.340    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_541_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_430/CO[1]
                         net (fo=15, routed)          0.447    14.864    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_430_n_2
    SLICE_X106Y47        LUT3 (Prop_lut3_I0_O)        0.122    14.986 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_757/O
                         net (fo=1, routed)           0.000    14.986    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_757_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.242    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_660_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.296 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.296    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_544_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.372 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_431/CO[1]
                         net (fo=15, routed)          0.417    15.789    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_431_n_2
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    15.913 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_760/O
                         net (fo=1, routed)           0.000    15.913    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_760_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.169    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_665_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_547/CO[3]
                         net (fo=1, routed)           0.001    16.224    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_547_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.300 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_432/CO[1]
                         net (fo=15, routed)          0.528    16.828    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_432_n_2
    SLICE_X108Y47        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    17.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_670/CO[3]
                         net (fo=1, routed)           0.000    17.206    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_670_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.260    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_550_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.336 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_433/CO[1]
                         net (fo=15, routed)          0.497    17.834    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_433_n_2
    SLICE_X109Y50        LUT2 (Prop_lut2_I0_O)        0.124    17.958 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_597/O
                         net (fo=1, routed)           0.000    17.958    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_597_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    18.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_489/CO[1]
                         net (fo=15, routed)          0.521    18.729    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_489_n_2
    SLICE_X110Y44        LUT3 (Prop_lut3_I0_O)        0.122    18.851 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_774/O
                         net (fo=1, routed)           0.000    18.851    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_774_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.107 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    19.107    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_713_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_622_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.237 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_518/CO[1]
                         net (fo=15, routed)          0.386    19.623    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_518_n_2
    SLICE_X109Y44        LUT3 (Prop_lut3_I0_O)        0.124    19.747 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_777/O
                         net (fo=1, routed)           0.000    19.747    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_777_n_0
    SLICE_X109Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_718/CO[3]
                         net (fo=1, routed)           0.000    20.014    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_718_n_0
    SLICE_X109Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.067 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_625/CO[3]
                         net (fo=1, routed)           0.000    20.067    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_625_n_0
    SLICE_X109Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.144 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_519/CO[1]
                         net (fo=15, routed)          0.465    20.609    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_519_n_2
    SLICE_X108Y43        LUT3 (Prop_lut3_I0_O)        0.122    20.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_780/O
                         net (fo=1, routed)           0.000    20.731    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_780_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.987 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.987    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_723_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.041 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_628/CO[3]
                         net (fo=1, routed)           0.000    21.041    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_628_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.117 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_520/CO[1]
                         net (fo=15, routed)          0.539    21.656    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_520_n_2
    SLICE_X109Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    22.024 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    22.024    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_728_n_0
    SLICE_X109Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    22.190 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_631/O[1]
                         net (fo=2, routed)           0.446    22.636    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_631_n_6
    SLICE_X107Y45        LUT3 (Prop_lut3_I2_O)        0.123    22.759 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_749/O
                         net (fo=1, routed)           0.000    22.759    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_749_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    22.954 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.954    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_650_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.031 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_539/CO[1]
                         net (fo=15, routed)          0.415    23.446    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_539_n_2
    SLICE_X111Y44        LUT3 (Prop_lut3_I0_O)        0.122    23.568 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_789/O
                         net (fo=1, routed)           0.000    23.568    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_789_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.835 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.835    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_738_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.888 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.888    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_647_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.965 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_540/CO[1]
                         net (fo=17, routed)          0.318    24.283    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_540_n_2
    SLICE_X112Y45        LUT3 (Prop_lut3_I0_O)        0.122    24.405 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_786/O
                         net (fo=1, routed)           0.000    24.405    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_786_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.661 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.661    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_737_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_646_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    24.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_538/CO[1]
                         net (fo=17, routed)          0.422    25.213    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_538_n_2
    SLICE_X113Y45        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    25.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.581    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_764_n_0
    SLICE_X113Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.634 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.634    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_675_n_0
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.773 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_553/CO[0]
                         net (fo=5, routed)           0.331    26.104    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_553_n_3
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.131    26.235 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_481/O
                         net (fo=1, routed)           0.197    26.432    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_481_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    26.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_354_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.769 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_181/CO[3]
                         net (fo=1, routed)           0.001    26.770    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_181_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.824 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_105/CO[3]
                         net (fo=1, routed)           0.000    26.824    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_105_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.878 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_36/CO[3]
                         net (fo=56, routed)          0.649    27.527    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_36_n_0
    SLICE_X107Y47        LUT6 (Prop_lut6_I2_O)        0.043    27.570 f  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_434/O
                         net (fo=15, routed)          0.585    28.155    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_434_n_0
    SLICE_X109Y53        LUT3 (Prop_lut3_I2_O)        0.049    28.204 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_532/O
                         net (fo=2, routed)           0.268    28.472    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_532_n_0
    SLICE_X109Y53        LUT4 (Prop_lut4_I3_O)        0.136    28.608 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_536/O
                         net (fo=1, routed)           0.000    28.608    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_536_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.875 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_406/CO[3]
                         net (fo=1, routed)           0.000    28.875    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_406_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.041 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_274/O[1]
                         net (fo=2, routed)           0.459    29.500    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_274_n_6
    SLICE_X106Y52        LUT3 (Prop_lut3_I0_O)        0.130    29.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_265/O
                         net (fo=2, routed)           0.378    30.008    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_265_n_0
    SLICE_X106Y52        LUT4 (Prop_lut4_I3_O)        0.132    30.140 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_269/O
                         net (fo=1, routed)           0.000    30.140    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_269_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    30.320 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_130/CO[3]
                         net (fo=1, routed)           0.000    30.320    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_130_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.374    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_71_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.428 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.428    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_28_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    30.579 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_26/O[3]
                         net (fo=17, routed)          0.729    31.308    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_26_n_4
    SLICE_X103Y50        LUT3 (Prop_lut3_I0_O)        0.128    31.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_701/O
                         net (fo=2, routed)           0.268    31.704    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_701_n_0
    SLICE_X103Y50        LUT4 (Prop_lut4_I3_O)        0.136    31.840 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_705/O
                         net (fo=1, routed)           0.000    31.840    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_705_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.107 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_603/CO[3]
                         net (fo=1, routed)           0.000    32.107    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_603_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.160 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_503/CO[3]
                         net (fo=1, routed)           0.000    32.160    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_503_n_0
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    32.326 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_381/O[1]
                         net (fo=3, routed)           0.572    32.898    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_381_n_6
    SLICE_X102Y52        LUT3 (Prop_lut3_I1_O)        0.127    33.025 f  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_384/O
                         net (fo=2, routed)           0.260    33.285    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_384_n_0
    SLICE_X102Y52        LUT5 (Prop_lut5_I1_O)        0.134    33.419 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_195/O
                         net (fo=2, routed)           0.281    33.700    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_195_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    33.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_111/CO[3]
                         net (fo=1, routed)           0.000    33.983    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_111_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.037 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.037    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_37_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    34.145 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_19/O[0]
                         net (fo=3, routed)           0.448    34.592    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_19_n_7
    SLICE_X105Y54        LUT4 (Prop_lut4_I1_O)        0.123    34.715 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_33/O
                         net (fo=1, routed)           0.000    34.715    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_33_n_0
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231    34.946 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_17/CO[1]
                         net (fo=16, routed)          0.396    35.342    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_17_n_2
    SLICE_X104Y58        LUT5 (Prop_lut5_I0_O)        0.122    35.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_4/O
                         net (fo=2, routed)           0.329    35.794    feedback/mmcme2_drp_inst/reg_bank/decimal__1_i_4_n_0
    DSP48_X8Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    38.531 r  feedback/mmcme2_drp_inst/reg_bank/decimal__1/P[8]
                         net (fo=2, routed)           0.419    38.950    feedback/mmcme2_drp_inst/reg_bank/decimal__1_n_97
    DSP48_X8Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    40.600 f  feedback/mmcme2_drp_inst/reg_bank/round_frac18/P[15]
                         net (fo=4, routed)           1.039    41.639    feedback/mmcme2_drp_inst/reg_bank/round_frac18_n_90
    SLICE_X118Y55        LUT6 (Prop_lut6_I1_O)        0.043    41.682 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_26/O
                         net (fo=4, routed)           0.345    42.027    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_26_n_0
    SLICE_X120Y55        LUT6 (Prop_lut6_I4_O)        0.043    42.070 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_25/O
                         net (fo=11, routed)          0.334    42.403    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_25_n_0
    SLICE_X120Y53        LUT4 (Prop_lut4_I1_O)        0.043    42.446 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_89/O
                         net (fo=1, routed)           0.000    42.446    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_89_n_0
    SLICE_X120Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    42.702 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.702    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_42_n_0
    SLICE_X120Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.810 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_41/O[0]
                         net (fo=1, routed)           0.274    43.084    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_41_n_7
    SLICE_X119Y54        LUT3 (Prop_lut3_I2_O)        0.123    43.207 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT6_inferred_i_19/O
                         net (fo=1, routed)           0.000    43.207    feedback/mmcme2_drp_inst/reg_bank/CLKOUT6[4]
    SLICE_X119Y54        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.442    48.694    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y54        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][4]/C
                         clock pessimism             -0.719    47.975    
                         clock uncertainty           -0.086    47.889    
    SLICE_X119Y54        FDRE (Setup_fdre_C_D)        0.033    47.922    feedback/mmcme2_drp_inst/reg_bank/ram_reg[13][4]
  -------------------------------------------------------------------
                         required time                         47.922    
                         arrival time                         -43.207    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.193ns  (logic 22.961ns (50.806%)  route 22.232ns (49.194%))
  Logic Levels:           115  (CARRY4=81 DSP48E1=3 LUT1=1 LUT2=1 LUT3=19 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 48.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.742    -1.742    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y43        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.259    -1.483 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE_reg[6]/Q
                         net (fo=48, routed)          0.561    -0.923    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DIVIDE[6]
    SLICE_X108Y41        LUT1 (Prop_lut1_I0_O)        0.053    -0.870 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2/O
                         net (fo=1, routed)           0.436    -0.434    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0_i_2_n_0
    DSP48_X8Y14          DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.832     2.398 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0/P[24]
                         net (fo=7, routed)           0.814     3.212    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__0__0_n_81
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.043     3.255 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372/O
                         net (fo=4, routed)           0.203     3.458    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_372_n_0
    SLICE_X106Y45        LUT3 (Prop_lut3_I2_O)        0.043     3.501 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190/O
                         net (fo=15, routed)          0.309     3.810    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_190_n_0
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.043     3.853 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342/O
                         net (fo=1, routed)           0.330     4.183    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_342_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.436 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.436    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_173_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.569 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172/CO[0]
                         net (fo=13, routed)          0.488     5.057    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_172_n_3
    SLICE_X105Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.429 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167/CO[3]
                         net (fo=1, routed)           0.000     5.429    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_167_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.482 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.482    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_102_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.559 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101/CO[1]
                         net (fo=13, routed)          0.478     6.037    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_101_n_2
    SLICE_X107Y40        LUT3 (Prop_lut3_I1_O)        0.122     6.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334/O
                         net (fo=1, routed)           0.000     6.159    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_334_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.426 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166/CO[3]
                         net (fo=1, routed)           0.000     6.426    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_166_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.479    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_100_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.556 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35/CO[1]
                         net (fo=18, routed)          0.435     6.991    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_35_n_2
    SLICE_X106Y38        LUT3 (Prop_lut3_I1_O)        0.122     7.113 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586/O
                         net (fo=1, routed)           0.000     7.113    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_586_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.369 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460/CO[3]
                         net (fo=1, routed)           0.000     7.369    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_460_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317/CO[3]
                         net (fo=1, routed)           0.000     7.423    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_317_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.499 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155/CO[1]
                         net (fo=17, routed)          0.404     7.902    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_155_n_2
    SLICE_X107Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589/O
                         net (fo=1, routed)           0.000     8.026    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_589_n_0
    SLICE_X107Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.293 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465/CO[3]
                         net (fo=1, routed)           0.000     8.293    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_465_n_0
    SLICE_X107Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320/CO[3]
                         net (fo=1, routed)           0.000     8.346    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_320_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.423 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156/CO[1]
                         net (fo=17, routed)          0.513     8.936    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_156_n_2
    SLICE_X101Y39        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     9.302 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564/CO[3]
                         net (fo=1, routed)           0.000     9.302    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_564_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448/CO[3]
                         net (fo=1, routed)           0.000     9.355    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_448_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.432 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313/CO[1]
                         net (fo=15, routed)          0.529     9.961    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_313_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    10.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569/CO[3]
                         net (fo=1, routed)           0.000    10.327    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_569_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451/O[0]
                         net (fo=2, routed)           0.503    10.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_451_n_7
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    11.065 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577/O
                         net (fo=1, routed)           0.000    11.065    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_577_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.332 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454/CO[3]
                         net (fo=1, routed)           0.000    11.332    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_454_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.409 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315/CO[1]
                         net (fo=15, routed)          0.467    11.876    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_315_n_2
    SLICE_X102Y42        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    12.252 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579/CO[3]
                         net (fo=1, routed)           0.000    12.252    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_579_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457/CO[3]
                         net (fo=1, routed)           0.000    12.306    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_457_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.382 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316/CO[1]
                         net (fo=15, routed)          0.471    12.853    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_316_n_2
    SLICE_X105Y37        LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711/O
                         net (fo=1, routed)           0.000    12.977    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_711_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.244    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_614_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.355 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514/O[0]
                         net (fo=2, routed)           0.505    13.860    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_514_n_7
    SLICE_X104Y43        LUT3 (Prop_lut3_I2_O)        0.124    13.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622/O
                         net (fo=1, routed)           0.000    13.984    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_622_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.240 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517/CO[3]
                         net (fo=1, routed)           0.000    14.240    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_517_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.316 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394/CO[1]
                         net (fo=15, routed)          0.505    14.821    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_394_n_2
    SLICE_X110Y41        LUT3 (Prop_lut3_I1_O)        0.124    14.945 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756/O
                         net (fo=1, routed)           0.000    14.945    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_756_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.201 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    15.201    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_657_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.255 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.255    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_543_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.331 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432/CO[1]
                         net (fo=15, routed)          0.578    15.910    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_432_n_2
    SLICE_X110Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.034 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759/O
                         net (fo=1, routed)           0.000    16.034    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_759_n_0
    SLICE_X110Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.290 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    16.290    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_662_n_0
    SLICE_X110Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.344    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_546_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.420 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433/CO[1]
                         net (fo=15, routed)          0.350    16.770    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_433_n_2
    SLICE_X111Y38        LUT3 (Prop_lut3_I1_O)        0.124    16.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762/O
                         net (fo=1, routed)           0.000    16.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_762_n_0
    SLICE_X111Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.161 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667/CO[3]
                         net (fo=1, routed)           0.000    17.161    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_667_n_0
    SLICE_X111Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549/CO[3]
                         net (fo=1, routed)           0.000    17.214    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_549_n_0
    SLICE_X111Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.291 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434/CO[1]
                         net (fo=15, routed)          0.404    17.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_434_n_2
    SLICE_X113Y38        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    18.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672/CO[3]
                         net (fo=1, routed)           0.000    18.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_672_n_0
    SLICE_X113Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552/CO[3]
                         net (fo=1, routed)           0.000    18.114    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_552_n_0
    SLICE_X113Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.191 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435/CO[1]
                         net (fo=15, routed)          0.382    18.573    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_435_n_2
    SLICE_X112Y38        LUT3 (Prop_lut3_I1_O)        0.122    18.695 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773/O
                         net (fo=1, routed)           0.000    18.695    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_773_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.951 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693/CO[3]
                         net (fo=1, routed)           0.000    18.951    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_693_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.005 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598/CO[3]
                         net (fo=1, routed)           0.000    19.005    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_598_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491/CO[1]
                         net (fo=15, routed)          0.480    19.561    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_491_n_2
    SLICE_X113Y35        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.929 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.929    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_715_n_0
    SLICE_X113Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.982    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_624_n_0
    SLICE_X113Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520/CO[1]
                         net (fo=15, routed)          0.393    20.452    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_520_n_2
    SLICE_X111Y35        LUT3 (Prop_lut3_I1_O)        0.122    20.574 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779/O
                         net (fo=1, routed)           0.000    20.574    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_779_n_0
    SLICE_X111Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.841 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    20.841    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_720_n_0
    SLICE_X111Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.894 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    20.894    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_627_n_0
    SLICE_X111Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.971 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521/CO[1]
                         net (fo=15, routed)          0.563    21.534    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_521_n_2
    SLICE_X111Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.900    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_725_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630/CO[3]
                         net (fo=1, routed)           0.000    21.953    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_630_n_0
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522/CO[1]
                         net (fo=15, routed)          0.380    22.410    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_522_n_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I1_O)        0.122    22.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785/O
                         net (fo=1, routed)           0.000    22.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_785_n_0
    SLICE_X110Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_730_n_0
    SLICE_X110Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633/O[0]
                         net (fo=2, routed)           0.456    23.352    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_633_n_7
    SLICE_X110Y36        LUT3 (Prop_lut3_I2_O)        0.123    23.475 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752/O
                         net (fo=1, routed)           0.000    23.475    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_752_n_0
    SLICE_X110Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.731 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    23.731    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_652_n_0
    SLICE_X110Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.807 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541/CO[1]
                         net (fo=15, routed)          0.452    24.259    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_541_n_2
    SLICE_X107Y34        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    24.627 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740/CO[3]
                         net (fo=1, routed)           0.000    24.627    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_740_n_0
    SLICE_X107Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.680    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_649_n_0
    SLICE_X107Y36        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.757 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542/CO[1]
                         net (fo=17, routed)          0.431    25.188    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_542_n_2
    SLICE_X108Y33        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    25.564 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.564    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_739_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.618 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648/CO[3]
                         net (fo=1, routed)           0.000    25.618    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_648_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.694 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540/CO[1]
                         net (fo=17, routed)          0.468    26.163    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_540_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797/O
                         net (fo=1, routed)           0.000    26.287    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_797_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.554 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    26.554    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_766_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.607 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677/CO[3]
                         net (fo=1, routed)           0.000    26.607    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_677_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.746 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555/CO[0]
                         net (fo=5, routed)           0.305    27.051    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_555_n_3
    SLICE_X106Y35        LUT6 (Prop_lut6_I0_O)        0.131    27.182 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483/O
                         net (fo=1, routed)           0.317    27.499    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_483_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.782 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.782    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_355_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.836 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.836    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_181_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.890 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.890    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_105_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.944 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36/CO[3]
                         net (fo=56, routed)          0.597    28.540    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_36_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I2_O)        0.043    28.583 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436/O
                         net (fo=18, routed)          0.644    29.227    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_436_n_0
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.043    29.270 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294/O
                         net (fo=1, routed)           0.422    29.693    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_294_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.943 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.943    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_141_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.054 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129/O[2]
                         net (fo=3, routed)           0.594    30.648    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_129_n_5
    SLICE_X99Y34         LUT3 (Prop_lut3_I2_O)        0.122    30.770 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72/O
                         net (fo=1, routed)           0.450    31.220    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_72_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    31.413 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.413    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_28_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.467    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_26_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.521 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.521    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_24_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.633 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22/O[2]
                         net (fo=21, routed)          0.703    32.336    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_22_n_5
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.127    32.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507/O
                         net (fo=1, routed)           0.396    32.859    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_507_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    33.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383/CO[3]
                         net (fo=1, routed)           0.000    33.061    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_383_n_0
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    33.169 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200/O[0]
                         net (fo=2, routed)           0.542    33.711    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_200_n_7
    SLICE_X99Y44         LUT3 (Prop_lut3_I0_O)        0.131    33.842 f  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384/O
                         net (fo=2, routed)           0.240    34.082    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_384_n_0
    SLICE_X99Y44         LUT5 (Prop_lut5_I3_O)        0.136    34.218 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193/O
                         net (fo=2, routed)           0.411    34.629    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_193_n_0
    SLICE_X99Y41         LUT6 (Prop_lut6_I0_O)        0.043    34.672 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197/O
                         net (fo=1, routed)           0.000    34.672    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_197_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    34.867 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.867    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_111_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37/O[1]
                         net (fo=3, routed)           0.376    35.409    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_37_n_6
    SLICE_X100Y42        LUT4 (Prop_lut4_I1_O)        0.123    35.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87/O
                         net (fo=1, routed)           0.000    35.532    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_87_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.788    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_29_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.864 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17/CO[1]
                         net (fo=16, routed)          0.451    36.315    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_17_n_2
    SLICE_X99Y47         LUT5 (Prop_lut5_I0_O)        0.124    36.439 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4/O
                         net (fo=2, routed)           0.346    36.785    feedback/mmcme2_drp_inst/reg_bank/decimal__4_i_4_n_0
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[8])
                                                      2.737    39.522 r  feedback/mmcme2_drp_inst/reg_bank/decimal__4/P[8]
                         net (fo=2, routed)           0.419    39.941    feedback/mmcme2_drp_inst/reg_bank/decimal__4_n_97
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.591 r  feedback/mmcme2_drp_inst/reg_bank/round_frac16/P[11]
                         net (fo=4, routed)           0.926    42.517    feedback/mmcme2_drp_inst/reg_bank/round_frac16_return[11]
    SLICE_X116Y46        LUT4 (Prop_lut4_I0_O)        0.043    42.560 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45/O
                         net (fo=2, routed)           0.367    42.926    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_45_n_0
    SLICE_X116Y47        LUT6 (Prop_lut6_I1_O)        0.043    42.969 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26/O
                         net (fo=11, routed)          0.439    43.408    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_26_n_0
    SLICE_X119Y45        LUT6 (Prop_lut6_I4_O)        0.043    43.451 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_inferred_i_13/O
                         net (fo=1, routed)           0.000    43.451    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5[10]
    SLICE_X119Y45        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.612    48.864    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X119Y45        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][10]/C
                         clock pessimism             -0.644    48.220    
                         clock uncertainty           -0.086    48.134    
    SLICE_X119Y45        FDRE (Setup_fdre_C_D)        0.034    48.168    feedback/mmcme2_drp_inst/reg_bank/ram_reg[11][10]
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.096ns  (logic 23.441ns (51.980%)  route 21.655ns (48.020%))
  Logic Levels:           118  (CARRY4=81 DSP48E1=3 LUT1=1 LUT2=1 LUT3=20 LUT4=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 48.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.818    -1.666    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X147Y44        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y44        FDRE (Prop_fdre_C_Q)         0.223    -1.443 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.390    -1.054    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X147Y44        LUT1 (Prop_lut1_I0_O)        0.043    -1.011 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_2/O
                         net (fo=1, routed)           0.316    -0.695    feedback/mmcme2_drp_inst/reg_bank/B__0__0[6]
    DSP48_X13Y19         DSP48E1 (Prop_dsp48e1_A[6]_P[24])
                                                      2.737     2.042 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.705     2.747    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X148Y53        LUT3 (Prop_lut3_I1_O)        0.043     2.790 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_337/O
                         net (fo=3, routed)           0.290     3.079    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_337_n_0
    SLICE_X149Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.366 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.366    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X149Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.419 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.419    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X149Y56        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.558 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.403     3.961    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X148Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_167_n_0
    SLICE_X148Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.497 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/O[3]
                         net (fo=2, routed)           0.476     4.973    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_4
    SLICE_X146Y58        LUT3 (Prop_lut3_I2_O)        0.120     5.093 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_104/O
                         net (fo=1, routed)           0.000     5.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_104_n_0
    SLICE_X146Y58        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228     5.321 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.540     5.860    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X147Y53        LUT3 (Prop_lut3_I0_O)        0.124     5.984 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_584/O
                         net (fo=1, routed)           0.000     5.984    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_584_n_0
    SLICE_X147Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.251    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X147Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.304 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.304    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X147Y55        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.381 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.396     6.778    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X146Y52        LUT3 (Prop_lut3_I0_O)        0.122     6.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_587/O
                         net (fo=1, routed)           0.000     6.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_587_n_0
    SLICE_X146Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.156 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.156    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X146Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.210 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.210    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X146Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.286 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.462     7.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X148Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     8.126 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.126    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X148Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.180 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.180    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X148Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.256 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.500     8.756    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X144Y50        LUT3 (Prop_lut3_I0_O)        0.124     8.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_684/O
                         net (fo=1, routed)           0.000     8.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_684_n_0
    SLICE_X144Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.136    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X144Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X144Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.266 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.500     9.766    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X149Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    10.134 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.134    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X149Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.187 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.187    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X149Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.264 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.552    10.816    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X150Y48        LUT3 (Prop_lut3_I0_O)        0.122    10.938 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_690/O
                         net (fo=1, routed)           0.000    10.938    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_690_n_0
    SLICE_X150Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.194 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.194    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X150Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.248 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.001    11.249    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X150Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.325 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.521    11.846    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X149Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    12.214 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.214    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X149Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.267 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.267    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X149Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.344 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.381    12.725    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X148Y46        LUT3 (Prop_lut3_I0_O)        0.122    12.847 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_712/O
                         net (fo=1, routed)           0.000    12.847    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_712_n_0
    SLICE_X148Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.103 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.103    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X148Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    13.215 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/O[2]
                         net (fo=2, routed)           0.580    13.795    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_5
    SLICE_X145Y50        LUT3 (Prop_lut3_I2_O)        0.127    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_656/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_656_n_0
    SLICE_X145Y50        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.115 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.115    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X145Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.192 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.462    14.654    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X147Y49        LUT3 (Prop_lut3_I0_O)        0.122    14.776 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.776    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X147Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.043 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.001    15.044    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X147Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.097 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.097    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X147Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.444    15.618    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X146Y48        LUT3 (Prop_lut3_I0_O)        0.122    15.740 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_760/O
                         net (fo=1, routed)           0.000    15.740    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_760_n_0
    SLICE_X146Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.996    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X146Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.001    16.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X146Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.127 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.529    16.656    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X147Y45        LUT3 (Prop_lut3_I0_O)        0.124    16.780 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.780    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X147Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.047 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    17.047    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X147Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X147Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.177 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.521    17.698    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X147Y42        LUT3 (Prop_lut3_I0_O)        0.122    17.820 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_694/O
                         net (fo=1, routed)           0.000    17.820    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_694_n_0
    SLICE_X147Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.087 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.087    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X147Y43        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.164 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.569    18.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X146Y47        LUT2 (Prop_lut2_I0_O)        0.122    18.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_623/O
                         net (fo=1, routed)           0.000    18.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_623_n_0
    SLICE_X146Y47        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.245    19.099 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.499    19.599    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X149Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    19.967 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.967    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X149Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.020 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    20.020    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X149Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.097 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.374    20.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X148Y43        LUT3 (Prop_lut3_I0_O)        0.122    20.593 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_780/O
                         net (fo=1, routed)           0.000    20.593    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_780_n_0
    SLICE_X148Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.849 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.849    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X148Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.903 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.903    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X148Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.979 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.535    21.514    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X148Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    21.892 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.892    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X148Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.946 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.946    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X148Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.022 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.430    22.452    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X145Y40        LUT3 (Prop_lut3_I0_O)        0.124    22.576 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.576    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X145Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.843 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.843    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X145Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.896 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.896    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X145Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.973 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.433    23.406    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X142Y40        LUT3 (Prop_lut3_I0_O)        0.122    23.528 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_789/O
                         net (fo=1, routed)           0.000    23.528    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_789_n_0
    SLICE_X142Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.784 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.784    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X142Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.838 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.838    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X142Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.914 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.490    24.405    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X136Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    24.783 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.783    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X136Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.837 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.837    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X136Y42        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    24.913 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.413    25.326    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X134Y40        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    25.704 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.704    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X134Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.758 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.758    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X134Y42        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.891 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.473    26.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X144Y44        LUT6 (Prop_lut6_I0_O)        0.128    26.491 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.193    26.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X145Y45        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    26.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X145Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.006 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.006    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X145Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.059    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X145Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.587    27.699    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X140Y44        LUT6 (Prop_lut6_I5_O)        0.043    27.742 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_434/O
                         net (fo=15, routed)          0.644    28.386    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_434_n_0
    SLICE_X140Y47        LUT3 (Prop_lut3_I2_O)        0.047    28.433 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.279    28.712    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X140Y47        LUT4 (Prop_lut4_I3_O)        0.134    28.846 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    28.846    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X140Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.102    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X140Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.156 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/CO[3]
                         net (fo=1, routed)           0.000    29.156    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_0
    SLICE_X140Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.268 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_126/O[2]
                         net (fo=2, routed)           0.611    29.879    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_126_n_5
    SLICE_X141Y49        LUT3 (Prop_lut3_I2_O)        0.134    30.013 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_62/O
                         net (fo=2, routed)           0.367    30.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_62_n_0
    SLICE_X141Y49        LUT4 (Prop_lut4_I3_O)        0.132    30.512 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_66/O
                         net (fo=1, routed)           0.000    30.512    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_66_n_0
    SLICE_X141Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.705 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.001    30.706    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X141Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    30.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/O[2]
                         net (fo=18, routed)          0.697    31.514    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_5
    SLICE_X135Y49        LUT3 (Prop_lut3_I0_O)        0.130    31.644 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.579    32.223    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X135Y50        LUT4 (Prop_lut4_I0_O)        0.135    32.358 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    32.358    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X135Y50        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/CO[3]
                         net (fo=1, routed)           0.000    32.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_0
    SLICE_X135Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.728 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_199/O[0]
                         net (fo=2, routed)           0.570    33.298    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_199_n_7
    SLICE_X137Y52        LUT3 (Prop_lut3_I0_O)        0.130    33.428 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_382/O
                         net (fo=2, routed)           0.248    33.676    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_382_n_0
    SLICE_X135Y52        LUT5 (Prop_lut5_I3_O)        0.136    33.812 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_192/O
                         net (fo=2, routed)           0.341    34.153    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_192_n_0
    SLICE_X134Y50        LUT6 (Prop_lut6_I0_O)        0.043    34.196 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_196/O
                         net (fo=1, routed)           0.000    34.196    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_196_n_0
    SLICE_X134Y50        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    34.379 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.379    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X134Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    34.491 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[2]
                         net (fo=3, routed)           0.462    34.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_5
    SLICE_X136Y51        LUT4 (Prop_lut4_I3_O)        0.127    35.080 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.080    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X136Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.336 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.336    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X136Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.412 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.478    35.889    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X138Y47        LUT5 (Prop_lut5_I0_O)        0.124    36.013 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.536    36.550    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X12Y16         DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.287 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    39.706    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X12Y17         DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[12])
                                                      1.650    41.356 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[12]
                         net (fo=4, routed)           0.512    41.868    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_93
    SLICE_X138Y44        LUT5 (Prop_lut5_I0_O)        0.043    41.911 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_44/O
                         net (fo=2, routed)           0.464    42.375    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_44_n_0
    SLICE_X137Y44        LUT6 (Prop_lut6_I0_O)        0.043    42.418 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.243    42.661    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X134Y44        LUT4 (Prop_lut4_I0_O)        0.043    42.704 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    42.704    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X134Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    42.960 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.960    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_0
    SLICE_X134Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.068 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42/O[0]
                         net (fo=1, routed)           0.238    43.307    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42_n_7
    SLICE_X133Y45        LUT3 (Prop_lut3_I0_O)        0.123    43.430 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_19/O
                         net (fo=1, routed)           0.000    43.430    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[4]
    SLICE_X133Y45        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.615    48.867    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X133Y45        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/C
                         clock pessimism             -0.644    48.223    
                         clock uncertainty           -0.086    48.137    
    SLICE_X133Y45        FDRE (Setup_fdre_C_D)        0.034    48.171    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.171    
                         arrival time                         -43.430    
  -------------------------------------------------------------------
                         slack                                  4.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.702    -0.423    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y2         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/Q
                         net (fo=7, routed)           0.062    -0.261    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[2]
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.962    -0.404    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]/C
                         clock pessimism             -0.019    -0.423    
    SLICE_X107Y2         FDRE (Hold_fdre_C_D)         0.041    -0.382    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.702    -0.423    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y1         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/Q
                         net (fo=6, routed)           0.062    -0.261    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[3]
    SLICE_X107Y1         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.962    -0.404    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]/C
                         clock pessimism             -0.019    -0.423    
    SLICE_X107Y1         FDRE (Hold_fdre_C_D)         0.040    -0.383    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.700    -0.425    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y8         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/Q
                         net (fo=7, routed)           0.062    -0.262    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[20]
    SLICE_X107Y8         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.960    -0.406    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y8         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]/C
                         clock pessimism             -0.019    -0.425    
    SLICE_X107Y8         FDRE (Hold_fdre_C_D)         0.038    -0.387    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[20]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.700    -0.425    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/Q
                         net (fo=4, routed)           0.072    -0.253    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[30]
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.960    -0.406    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
                         clock pessimism             -0.019    -0.425    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.043    -0.382    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.702    -0.423    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y1         FDSE (Prop_fdse_C_Q)         0.100    -0.323 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/Q
                         net (fo=5, routed)           0.070    -0.253    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[6]
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.962    -0.404    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]/C
                         clock pessimism             -0.019    -0.423    
    SLICE_X107Y1         FDSE (Hold_fdse_C_D)         0.041    -0.382    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.964%)  route 0.070ns (41.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.702    -0.423    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y2         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/Q
                         net (fo=6, routed)           0.070    -0.253    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[0]
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.962    -0.404    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]/C
                         clock pessimism             -0.019    -0.423    
    SLICE_X107Y2         FDRE (Hold_fdre_C_D)         0.040    -0.383    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.700    -0.425    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/Q
                         net (fo=6, routed)           0.070    -0.255    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[17]
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.960    -0.406    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]/C
                         clock pessimism             -0.019    -0.425    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.040    -0.385    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[17]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.017%)  route 0.072ns (41.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.700    -0.425    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/Q
                         net (fo=5, routed)           0.072    -0.253    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[25]
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.960    -0.406    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y7         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]/C
                         clock pessimism             -0.019    -0.425    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.041    -0.384    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[25]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.900%)  route 0.070ns (41.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.702    -0.423    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y1         FDSE (Prop_fdse_C_Q)         0.100    -0.323 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/Q
                         net (fo=5, routed)           0.070    -0.253    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[4]
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.962    -0.404    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y1         FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]/C
                         clock pessimism             -0.019    -0.423    
    SLICE_X107Y1         FDSE (Hold_fdse_C_D)         0.038    -0.385    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.701    -0.424    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y6         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/Q
                         net (fo=4, routed)           0.072    -0.252    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[27]
    SLICE_X107Y6         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.961    -0.405    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y6         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
                         clock pessimism             -0.019    -0.424    
    SLICE_X107Y6         FDRE (Hold_fdre_C_D)         0.040    -0.384    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         50.000      45.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         50.000      48.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Min Period        n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y16   top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.750         50.000      49.250     SLICE_X175Y2     feedback/mmcme2_drp_inst/state_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X186Y2     feedback/mmcme2_drp_inst/reg_bank/ram_reg[0][35]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X139Y8     feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X188Y12    feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][30]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X189Y4     feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][36]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.501     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.501     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.400         25.000      24.600     SLICE_X175Y2     feedback/mmcme2_drp_inst/state_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X186Y2     feedback/mmcme2_drp_inst/reg_bank/ram_reg[0][35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X139Y8     feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X139Y8     feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.500     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.500     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X144Y40    clk_param_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X144Y40    clk_param_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X140Y24    clk_param_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X144Y37    clk_param_in_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.725ns (16.291%)  route 3.725ns (83.709%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.342     4.775    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.818 r  top_sub1/uart/tx/bit_count[30]_i_1/O
                         net (fo=1, routed)           0.000     4.818    top_sub1/uart/tx/bit_count[30]_i_1_n_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[30]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y151        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[30]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.725ns (16.342%)  route 3.711ns (83.658%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.328     4.761    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.804 r  top_sub1/uart/tx/bit_count[29]_i_1/O
                         net (fo=1, routed)           0.000     4.804    top_sub1/uart/tx/bit_count[29]_i_1_n_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[29]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y151        FDRE (Setup_fdre_C_D)        0.033    10.070    top_sub1/uart/tx/bit_count_reg[29]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.725ns (16.974%)  route 3.546ns (83.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.163     4.595    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.638 r  top_sub1/uart/tx/bit_count[19]_i_1/O
                         net (fo=1, routed)           0.000     4.638    top_sub1/uart/tx/bit_count[19]_i_1_n_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[19]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y150        FDRE (Setup_fdre_C_D)        0.033    10.070    top_sub1/uart/tx/bit_count_reg[19]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.725ns (17.085%)  route 3.518ns (82.915%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.135     4.568    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.611 r  top_sub1/uart/tx/bit_count[28]_i_1/O
                         net (fo=1, routed)           0.000     4.611    top_sub1/uart/tx/bit_count[28]_i_1_n_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[28]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y151        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[28]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.725ns (17.142%)  route 3.504ns (82.858%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.121     4.554    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.597 r  top_sub1/uart/tx/bit_count[31]_i_1/O
                         net (fo=1, routed)           0.000     4.597    top_sub1/uart/tx/bit_count[31]_i_1_n_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y151        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[31]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y151        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[31]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.725ns (17.162%)  route 3.499ns (82.838%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.116     4.549    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.592 r  top_sub1/uart/tx/bit_count[26]_i_1/O
                         net (fo=1, routed)           0.000     4.592    top_sub1/uart/tx/bit_count[26]_i_1_n_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[26]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y150        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[26]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.725ns (17.175%)  route 3.496ns (82.825%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.113     4.546    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.589 r  top_sub1/uart/tx/bit_count[23]_i_1/O
                         net (fo=1, routed)           0.000     4.589    top_sub1/uart/tx/bit_count[23]_i_1_n_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[23]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y150        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[23]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.725ns (17.381%)  route 3.446ns (82.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.063     4.495    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X37Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.538 r  top_sub1/uart/tx/bit_count[25]_i_1/O
                         net (fo=1, routed)           0.000     4.538    top_sub1/uart/tx/bit_count[25]_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[25]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X37Y150        FDRE (Setup_fdre_C_D)        0.033    10.070    top_sub1/uart/tx/bit_count_reg[25]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.725ns (17.402%)  route 3.441ns (82.598%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.058     4.490    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X37Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  top_sub1/uart/tx/bit_count[24]_i_1/O
                         net (fo=1, routed)           0.000     4.533    top_sub1/uart/tx/bit_count[24]_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[24]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X37Y150        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[24]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 top_sub1/uart/tx/bit_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/bit_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.725ns (17.456%)  route 3.428ns (82.544%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 10.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=426, routed)         1.608     0.367    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X37Y146        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.223     0.590 f  top_sub1/uart/tx/bit_count_reg[11]/Q
                         net (fo=3, routed)           0.524     1.114    top_sub1/uart/tx/bit_count[11]
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.043     1.157 r  top_sub1/uart/tx/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.157    top_sub1/uart/tx/i__carry__0_i_3__1_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.424 r  top_sub1/uart/tx/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    top_sub1/uart/tx/state1_inferred__1/i__carry__0_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.477 r  top_sub1/uart/tx/state1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.477    top_sub1/uart/tx/state1_inferred__1/i__carry__1_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.530 r  top_sub1/uart/tx/state1_inferred__1/i__carry__2/CO[3]
                         net (fo=68, routed)          1.859     3.389    top_sub1/uart/tx/state1_inferred__1/i__carry__2_n_0
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.043     3.432 r  top_sub1/uart/tx/bit_count[31]_i_3/O
                         net (fo=33, routed)          1.045     4.477    top_sub1/uart/tx/bit_count[31]_i_3_n_0
    SLICE_X39Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.520 r  top_sub1/uart/tx/bit_count[18]_i_1/O
                         net (fo=1, routed)           0.000     4.520    top_sub1/uart/tx/bit_count[18]_i_1_n_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=426, routed)         1.301    10.523    top_sub1/uart/tx/tx_serial_data_internal_reg_0
    SLICE_X39Y150        FDRE                                         r  top_sub1/uart/tx/bit_count_reg[18]/C
                         clock pessimism             -0.449    10.073    
                         clock uncertainty           -0.036    10.037    
    SLICE_X39Y150        FDRE (Setup_fdre_C_D)        0.034    10.071    top_sub1/uart/tx/bit_count_reg[18]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/shift_reg_0Comp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.673     0.571    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X55Y149        FDRE                                         r  top_sub1/rx_m/rx_m/shift_reg_0Comp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     0.671 r  top_sub1/rx_m/rx_m/shift_reg_0Comp_reg[2]/Q
                         net (fo=3, routed)           0.065     0.736    top_sub1/rx_m/rx_m/shift_reg_0Comp[2]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.028     0.764 r  top_sub1/rx_m/rx_m/en_i_1/O
                         net (fo=1, routed)           0.000     0.764    top_sub1/rx_m/rx_m/en_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  top_sub1/rx_m/rx_m/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.894     0.845    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X54Y149        FDRE                                         r  top_sub1/rx_m/rx_m/en_reg/C
                         clock pessimism             -0.264     0.582    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.087     0.669    top_sub1/rx_m/rx_m/en_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 top_sub1/uart_tx_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart_tx_load_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.677     0.575    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y146        FDRE                                         r  top_sub1/uart_tx_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.100     0.675 r  top_sub1/uart_tx_load_reg/Q
                         net (fo=2, routed)           0.064     0.739    top_sub1/uart_tx_load
    SLICE_X49Y146        FDRE                                         r  top_sub1/uart_tx_load_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.898     0.849    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y146        FDRE                                         r  top_sub1/uart_tx_load_internal_reg/C
                         clock pessimism             -0.275     0.575    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.044     0.619    top_sub1/uart_tx_load_internal_reg
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.749%)  route 0.094ns (42.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.641     0.539    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X57Y149        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  top_sub1/rx_m/rx_m/cntr_reg[2]/Q
                         net (fo=5, routed)           0.094     0.732    top_sub1/rx_m/rx_m/cntr[2]
    SLICE_X56Y149        LUT4 (Prop_lut4_I2_O)        0.028     0.760 r  top_sub1/rx_m/rx_m/cntr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.760    top_sub1/rx_m/rx_m/cntr[3]_i_1__1_n_0
    SLICE_X56Y149        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.863     0.814    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X56Y149        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[3]/C
                         clock pessimism             -0.265     0.550    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.087     0.637    top_sub1/rx_m/rx_m/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.673     0.571    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X55Y147        FDRE                                         r  top_sub1/rx_m/rx_m/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.100     0.671 r  top_sub1/rx_m/rx_m/bit_cnt_reg[4]/Q
                         net (fo=3, routed)           0.062     0.733    top_sub1/rx_m/rx_m/bit_cnt[4]
    SLICE_X55Y147        FDRE                                         r  top_sub1/rx_m/rx_m/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.894     0.845    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X55Y147        FDRE                                         r  top_sub1/rx_m/rx_m/bit_cnt_reg[4]/C
                         clock pessimism             -0.275     0.571    
    SLICE_X55Y147        FDRE (Hold_fdre_C_D)         0.038     0.609    top_sub1/rx_m/rx_m/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_sub1/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.672     0.570    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X55Y145        FDRE                                         r  top_sub1/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.100     0.670 r  top_sub1/cntr_reg[1]/Q
                         net (fo=8, routed)           0.108     0.777    top_sub1/rx_m/rx_m/cntr_reg[7]_1[1]
    SLICE_X54Y145        LUT6 (Prop_lut6_I0_O)        0.028     0.805 r  top_sub1/rx_m/rx_m/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.805    top_sub1/cntr__0[2]
    SLICE_X54Y145        FDRE                                         r  top_sub1/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.893     0.844    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X54Y145        FDRE                                         r  top_sub1/cntr_reg[2]/C
                         clock pessimism             -0.264     0.581    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.087     0.668    top_sub1/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 re_prog_on4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re_prog_on4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.645     0.543    design_clk
    SLICE_X102Y63        FDRE                                         r  re_prog_on4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.118     0.661 r  re_prog_on4_reg/Q
                         net (fo=2, routed)           0.062     0.723    re_prog_on4
    SLICE_X102Y63        FDRE                                         r  re_prog_on4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.885     0.836    design_clk
    SLICE_X102Y63        FDRE                                         r  re_prog_on4_reg/C
                         clock pessimism             -0.294     0.543    
    SLICE_X102Y63        FDRE (Hold_fdre_C_D)         0.040     0.583    re_prog_on4_reg
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_sub1/tx_m/tx_m/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/tx_m/tx_m/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.142%)  route 0.113ns (46.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.719     0.617    top_sub1/tx_m/tx_m/pre_done_reg_0
    SLICE_X41Y137        FDRE                                         r  top_sub1/tx_m/tx_m/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.100     0.717 r  top_sub1/tx_m/tx_m/bit_cnt_reg[0]/Q
                         net (fo=9, routed)           0.113     0.829    top_sub1/tx_m/tx_m/bit_cnt[0]
    SLICE_X40Y137        LUT6 (Prop_lut6_I1_O)        0.028     0.857 r  top_sub1/tx_m/tx_m/bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.857    top_sub1/tx_m/tx_m/bit_cnt[2]_i_1__0_n_0
    SLICE_X40Y137        FDRE                                         r  top_sub1/tx_m/tx_m/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.940     0.891    top_sub1/tx_m/tx_m/pre_done_reg_0
    SLICE_X40Y137        FDRE                                         r  top_sub1/tx_m/tx_m/bit_cnt_reg[2]/C
                         clock pessimism             -0.264     0.628    
    SLICE_X40Y137        FDRE (Hold_fdre_C_D)         0.087     0.715    top_sub1/tx_m/tx_m/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 top_sub1/referesh_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/ts_count_internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.675     0.573    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X51Y139        FDRE                                         r  top_sub1/referesh_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.100     0.673 r  top_sub1/referesh_rate_reg[2]/Q
                         net (fo=1, routed)           0.093     0.765    top_sub1/rx_m/rx_m/ts_count_internal_reg[7]_0[2]
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.028     0.793 r  top_sub1/rx_m/rx_m/ts_count_internal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.793    top_sub1/ts_count_internal__0[2]
    SLICE_X51Y138        FDRE                                         r  top_sub1/ts_count_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.896     0.847    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X51Y138        FDRE                                         r  top_sub1/ts_count_internal_reg[2]/C
                         clock pessimism             -0.261     0.587    
    SLICE_X51Y138        FDRE (Hold_fdre_C_D)         0.060     0.647    top_sub1/ts_count_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/parallel_dout_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/parallel_dout_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.849%)  route 0.097ns (45.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.671     0.569    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X54Y141        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.118     0.687 r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[2]/Q
                         net (fo=1, routed)           0.097     0.784    top_sub1/rx_m/parallel_dout_rx[2]
    SLICE_X53Y141        FDRE                                         r  top_sub1/rx_m/parallel_dout_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.894     0.845    top_sub1/rx_m/parallel_dout_internal_reg[0]
    SLICE_X53Y141        FDRE                                         r  top_sub1/rx_m/parallel_dout_reg_reg[2]/C
                         clock pessimism             -0.242     0.604    
    SLICE_X53Y141        FDRE (Hold_fdre_C_D)         0.033     0.637    top_sub1/rx_m/parallel_dout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 top_sub1/dbuff_mem_addra_internal_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/dbuff_mem_addra_internal_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.678     0.576    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y147        FDRE                                         r  top_sub1/dbuff_mem_addra_internal_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.100     0.676 r  top_sub1/dbuff_mem_addra_internal_1_reg[2]/Q
                         net (fo=1, routed)           0.095     0.770    top_sub1/dbuff_mem_addra_internal_1[2]
    SLICE_X49Y147        FDRE                                         r  top_sub1/dbuff_mem_addra_internal_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=426, routed)         0.899     0.850    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y147        FDRE                                         r  top_sub1/dbuff_mem_addra_internal_2_reg[2]/C
                         clock pessimism             -0.275     0.576    
    SLICE_X49Y147        FDRE (Hold_fdre_C_D)         0.043     0.619    top_sub1/dbuff_mem_addra_internal_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { feedback/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0    design_Clk_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    feedback/BUFG_CLK0/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y74     ODDR_CLKOUT/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X113Y34    dbl_rst_clk_en/ff2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X47Y140    top_sub1/dbuff/referesh_cntr_0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X47Y140    top_sub1/dbuff/referesh_cntr_0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X47Y140    top_sub1/dbuff/referesh_cntr_0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X47Y140    top_sub1/dbuff/referesh_cntr_0_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X49Y146    top_sub1/dbuff_mem_addra_internal_4_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y139    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y140    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { feedback/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y2    feedback/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   top_sub0/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.210ns  (logic 0.373ns (6.006%)  route 5.837ns (93.994%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 48.985 - 50.000 ) 
    Source Clock Delay      (SCD):    0.290ns = ( 40.290 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.531    40.290    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y141        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.204    40.494 r  top_sub1/re_prog_on_reg/Q
                         net (fo=11, routed)          2.916    43.410    re_prog_on
    SLICE_X102Y63        LUT6 (Prop_lut6_I1_O)        0.126    43.536 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.921    46.457    re_prog_on_internal
    SLICE_X170Y21        LUT5 (Prop_lut5_I3_O)        0.043    46.500 r  state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    46.500    p_0_in__0[0]
    SLICE_X170Y21        FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.733    48.985    clk100M_0
    SLICE_X170Y21        FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.736    48.249    
                         clock uncertainty           -0.185    48.064    
    SLICE_X170Y21        FDRE (Setup_fdre_C_D)        0.066    48.130    state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.130    
                         arrival time                         -46.500    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.842%)  route 5.227ns (95.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.987    45.986    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y3         FDSE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y3         FDSE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y3         FDSE (Setup_fdse_C_S)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.986    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.842%)  route 5.227ns (95.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.987    45.986    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y3         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y3         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y3         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.986    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.842%)  route 5.227ns (95.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.987    45.986    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y3         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y3         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y3         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.986    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.943ns  (logic 0.373ns (6.277%)  route 5.570ns (93.723%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 48.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.290ns = ( 40.290 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.531    40.290    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y141        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.204    40.494 r  top_sub1/re_prog_on_reg/Q
                         net (fo=11, routed)          2.916    43.410    re_prog_on
    SLICE_X102Y63        LUT6 (Prop_lut6_I1_O)        0.126    43.536 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.654    46.190    re_prog_on_internal
    SLICE_X140Y24        LUT4 (Prop_lut4_I2_O)        0.043    46.233 r  clk_param_in[0]_i_1/O
                         net (fo=1, routed)           0.000    46.233    clk_param_in[0]_i_1_n_0
    SLICE_X140Y24        FDRE                                         r  clk_param_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.659    48.911    clk100M_0
    SLICE_X140Y24        FDRE                                         r  clk_param_in_reg[0]/C
                         clock pessimism             -0.736    48.175    
                         clock uncertainty           -0.185    47.990    
    SLICE_X140Y24        FDRE (Setup_fdre_C_D)        0.064    48.054    clk_param_in_reg[0]
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                         -46.233    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.939ns  (logic 0.373ns (6.281%)  route 5.566ns (93.719%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 48.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.290ns = ( 40.290 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.531    40.290    top_sub1/tx_serial_data_internal_reg_0
    SLICE_X49Y141        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.204    40.494 r  top_sub1/re_prog_on_reg/Q
                         net (fo=11, routed)          2.916    43.410    re_prog_on
    SLICE_X102Y63        LUT6 (Prop_lut6_I1_O)        0.126    43.536 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.650    46.186    re_prog_on_internal
    SLICE_X140Y24        LUT4 (Prop_lut4_I0_O)        0.043    46.229 r  clk_param_in[2]_i_1/O
                         net (fo=1, routed)           0.000    46.229    clk_param_in[2]_i_1_n_0
    SLICE_X140Y24        FDRE                                         r  clk_param_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.659    48.911    clk100M_0
    SLICE_X140Y24        FDRE                                         r  clk_param_in_reg[2]/C
                         clock pessimism             -0.736    48.175    
                         clock uncertainty           -0.185    47.990    
    SLICE_X140Y24        FDRE (Setup_fdre_C_D)        0.065    48.055    clk_param_in_reg[2]
  -------------------------------------------------------------------
                         required time                         48.055    
                         arrival time                         -46.229    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.408ns  (logic 0.266ns (4.919%)  route 5.142ns (95.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.902    45.900    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y2         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.900    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.408ns  (logic 0.266ns (4.919%)  route 5.142ns (95.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.902    45.900    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y2         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.900    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.408ns  (logic 0.266ns (4.919%)  route 5.142ns (95.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.902    45.900    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y2         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.900    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        5.408ns  (logic 0.266ns (4.919%)  route 5.142ns (95.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.492ns = ( 40.492 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=426, routed)         1.733    40.492    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.223    40.715 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.240    40.955    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.043    40.998 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         4.902    45.900    feedback/mmcme2_drp_inst/rst
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/mmcme2_drp_inst/clk
    SLICE_X174Y2         FDRE                                         r  feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.736    48.275    
                         clock uncertainty           -0.185    48.090    
    SLICE_X174Y2         FDRE (Setup_fdre_C_R)       -0.304    47.786    feedback/mmcme2_drp_inst/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                         -45.900    
  -------------------------------------------------------------------
                         slack                                  1.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.036%)  route 0.329ns (71.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.201     1.047    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.955    -0.411    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[11]/C
                         clock pessimism              0.241    -0.170    
                         clock uncertainty            0.185     0.015    
    SLICE_X112Y37        FDRE (Hold_fdre_C_R)         0.006     0.021    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.036%)  route 0.329ns (71.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.201     1.047    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.955    -0.411    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[24]/C
                         clock pessimism              0.241    -0.170    
                         clock uncertainty            0.185     0.015    
    SLICE_X112Y37        FDRE (Hold_fdre_C_R)         0.006     0.021    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.036%)  route 0.329ns (71.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.201     1.047    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.955    -0.411    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y37        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[3]/C
                         clock pessimism              0.241    -0.170    
                         clock uncertainty            0.185     0.015    
    SLICE_X112Y37        FDRE (Hold_fdre_C_R)         0.006     0.021    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.036%)  route 0.329ns (71.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.201     1.047    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X112Y37        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.955    -0.411    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X112Y37        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[4]/C
                         clock pessimism              0.241    -0.170    
                         clock uncertainty            0.185     0.015    
    SLICE_X112Y37        FDSE (Hold_fdse_C_S)         0.006     0.021    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.349%)  route 0.340ns (72.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.213     1.059    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X106Y33        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.954    -0.412    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X106Y33        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[0]/C
                         clock pessimism              0.241    -0.171    
                         clock uncertainty            0.185     0.014    
    SLICE_X106Y33        FDRE (Hold_fdre_C_R)         0.006     0.020    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.349%)  route 0.340ns (72.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.213     1.059    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X106Y33        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.954    -0.412    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X106Y33        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[2]/C
                         clock pessimism              0.241    -0.171    
                         clock uncertainty            0.185     0.014    
    SLICE_X106Y33        FDRE (Hold_fdre_C_R)         0.006     0.020    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.349%)  route 0.340ns (72.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.213     1.059    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X106Y33        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.954    -0.412    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X106Y33        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[6]/C
                         clock pessimism              0.241    -0.171    
                         clock uncertainty            0.185     0.014    
    SLICE_X106Y33        FDSE (Hold_fdse_C_S)         0.006     0.020    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.446%)  route 0.396ns (75.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.268     1.114    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.951    -0.415    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[1]/C
                         clock pessimism              0.241    -0.174    
                         clock uncertainty            0.185     0.011    
    SLICE_X108Y32        FDRE (Hold_fdre_C_R)         0.006     0.017    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.446%)  route 0.396ns (75.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.268     1.114    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.951    -0.415    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[5]/C
                         clock pessimism              0.241    -0.174    
                         clock uncertainty            0.185     0.011    
    SLICE_X108Y32        FDRE (Hold_fdre_C_R)         0.006     0.017    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 dbl_rst_clk_en/out_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.446%)  route 0.396ns (75.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=426, routed)         0.693     0.591    dbl_rst_clk_en/counter_reg[0]_0
    SLICE_X113Y34        FDRE                                         r  dbl_rst_clk_en/out_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  dbl_rst_clk_en/out_internal_reg/Q
                         net (fo=2, routed)           0.127     0.818    rst_clk_en_internal
    SLICE_X113Y34        LUT2 (Prop_lut2_I0_O)        0.028     0.846 r  mmcm_clk_rst_inferred_i_1/O
                         net (fo=470, routed)         0.268     1.114    feedback/mmcme2_drp_inst/reg_bank/rst
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.951    -0.415    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X108Y32        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[7]/C
                         clock pessimism              0.241    -0.174    
                         clock uncertainty            0.185     0.011    
    SLICE_X108Y32        FDRE (Hold_fdre_C_R)         0.006     0.017    feedback/mmcme2_drp_inst/reg_bank/CLKOUT5_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  1.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       48.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.424ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.259ns (20.574%)  route 1.000ns (79.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           1.000    -0.354    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[4]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X174Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[4]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 48.424    

Slack (MET) :             48.424ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.259ns (20.574%)  route 1.000ns (79.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           1.000    -0.354    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[5]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X174Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[5]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 48.424    

Slack (MET) :             48.424ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.259ns (20.574%)  route 1.000ns (79.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           1.000    -0.354    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[6]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X174Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[6]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 48.424    

Slack (MET) :             48.426ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.259ns (20.608%)  route 0.998ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           0.998    -0.356    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[0]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X175Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[0]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 48.426    

Slack (MET) :             48.426ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.259ns (20.608%)  route 0.998ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           0.998    -0.356    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[1]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X175Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[1]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 48.426    

Slack (MET) :             48.426ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.259ns (20.608%)  route 0.998ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           0.998    -0.356    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[2]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X175Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[2]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 48.426    

Slack (MET) :             48.426ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.259ns (20.608%)  route 0.998ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           0.998    -0.356    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[3]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X175Y5         FDCE (Recov_fdce_C_CLR)     -0.212    48.069    feedback/sstep_int_reg[3]
  -------------------------------------------------------------------
                         required time                         48.069    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 48.426    

Slack (MET) :             48.458ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.259ns (20.574%)  route 1.000ns (79.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 49.011 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.871    -1.613    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.259    -1.354 f  sstep_reg/Q
                         net (fo=9, routed)           1.000    -0.354    feedback/AR[0]
    SLICE_X174Y5         FDPE                                         f  feedback/sstep_int_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.759    49.011    feedback/CLK
    SLICE_X174Y5         FDPE                                         r  feedback/sstep_int_reg[7]/C
                         clock pessimism             -0.644    48.367    
                         clock uncertainty           -0.086    48.281    
    SLICE_X174Y5         FDPE (Recov_fdpe_C_PRE)     -0.178    48.103    feedback/sstep_int_reg[7]
  -------------------------------------------------------------------
                         required time                         48.103    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 48.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.118ns (15.449%)  route 0.646ns (84.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.646     0.415    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[0]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X175Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.118ns (15.449%)  route 0.646ns (84.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.646     0.415    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[1]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X175Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.118ns (15.449%)  route 0.646ns (84.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.646     0.415    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[2]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X175Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.118ns (15.449%)  route 0.646ns (84.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.646     0.415    feedback/AR[0]
    SLICE_X175Y5         FDCE                                         f  feedback/sstep_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X175Y5         FDCE                                         r  feedback/sstep_int_reg[3]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X175Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.118ns (15.407%)  route 0.648ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.648     0.417    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[4]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X174Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.118ns (15.407%)  route 0.648ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.648     0.417    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[5]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X174Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.118ns (15.407%)  route 0.648ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.648     0.417    feedback/AR[0]
    SLICE_X174Y5         FDCE                                         f  feedback/sstep_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X174Y5         FDCE                                         r  feedback/sstep_int_reg[6]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X174Y5         FDCE (Remov_fdce_C_CLR)     -0.069    -0.362    feedback/sstep_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.118ns (15.407%)  route 0.648ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.776    -0.349    clk100M_0
    SLICE_X170Y21        FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y21        FDRE (Prop_fdre_C_Q)         0.118    -0.231 f  sstep_reg/Q
                         net (fo=9, routed)           0.648     0.417    feedback/AR[0]
    SLICE_X174Y5         FDPE                                         f  feedback/sstep_int_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.060    -0.306    feedback/CLK
    SLICE_X174Y5         FDPE                                         r  feedback/sstep_int_reg[7]/C
                         clock pessimism              0.013    -0.293    
    SLICE_X174Y5         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.365    feedback/sstep_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.782    





