<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Min Delay Analysis
</h1>
        <p>SmartTime Version 2022.1.0.10</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Thu Jun  9 16:27:49 2022
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL005</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>16.667</td>
                <td>59.999</td>
                <td>0.306</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>MainClockIn60MHz</td>
                <td>16.667</td>
                <td>59.999</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>33.334</td>
                <td>29.999</td>
                <td>0.301</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>BEST</td>
            </tr>
        </table>
        <h2>Clock Domain WriteClk60MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U15/dll_rst_queue[1]:CLK</td>
                <td>U15/dll_rst_queue[2]:D</td>
                <td>0.316</td>
                <td>0.306</td>
                <td>2.973</td>
                <td>2.667</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U15/dll_rst_queue[5]:CLK</td>
                <td>U15/dll_rst_queue[6]:D</td>
                <td>0.325</td>
                <td>0.307</td>
                <td>2.982</td>
                <td>2.675</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U15/dll_rst_queue[6]:CLK</td>
                <td>U15/dll_rst_queue[7]:D</td>
                <td>0.318</td>
                <td>0.308</td>
                <td>2.983</td>
                <td>2.675</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U15/dll_rst_queue[0]:CLK</td>
                <td>U15/dll_rst_queue[1]:D</td>
                <td>0.311</td>
                <td>0.309</td>
                <td>2.976</td>
                <td>2.667</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U15/dll_rst_queue[7]:CLK</td>
                <td>U15/DLL_RST:D</td>
                <td>0.320</td>
                <td>0.310</td>
                <td>2.985</td>
                <td>2.675</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U15/dll_rst_queue[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U15/dll_rst_queue[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.973</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.306</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.716</td>
                <td>0.716</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.169</td>
                <td>0.885</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.095</td>
                <td>0.980</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.860</td>
                <td>1.840</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.146</td>
                <td>1.986</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>2.160</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.328</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/dll_rst_queue[1]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>2.657</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/dll_rst_queue[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.715</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/dll_rst_queue[2]:D</td>
                <td>net</td>
                <td>U15/dll_rst_queue_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.258</td>
                <td>2.973</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.973</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.716</td>
                <td>0.716</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.169</td>
                <td>0.885</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.095</td>
                <td>0.980</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.860</td>
                <td>1.840</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.146</td>
                <td>1.986</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>2.160</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.328</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/dll_rst_queue[2]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>2.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/dll_rst_queue[2]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>2.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.667</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>External Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DATA[11]</td>
                <td>U10/DelayTerminalCount[11]:D</td>
                <td>2.077</td>
                <td/>
                <td>2.077</td>
                <td/>
                <td>0.000</td>
                <td>2.678</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DATA[7]</td>
                <td>U10/DelayTerminalCount[7]:D</td>
                <td>2.089</td>
                <td/>
                <td>2.089</td>
                <td/>
                <td>0.000</td>
                <td>2.666</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DATA[10]</td>
                <td>U10/DelayTerminalCount[10]:D</td>
                <td>2.091</td>
                <td/>
                <td>2.091</td>
                <td/>
                <td>0.000</td>
                <td>2.664</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DATA[2]</td>
                <td>U10/DelayTerminalCount[2]:D</td>
                <td>2.108</td>
                <td/>
                <td>2.108</td>
                <td/>
                <td>0.000</td>
                <td>2.647</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DATA[7]</td>
                <td>U9/DelayTerminalCount[7]:D</td>
                <td>2.122</td>
                <td/>
                <td>2.122</td>
                <td/>
                <td>0.000</td>
                <td>2.634</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DATA[11]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U10/DelayTerminalCount[11]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.077</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DATA[11]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[11]/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>DATA[11]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[11]/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.269</td>
                <td>1.269</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[11]/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>DATA_iobuf[11]/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.011</td>
                <td>1.258</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[11]/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.079</td>
                <td>1.337</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U10/DelayTerminalCount[11]:D</td>
                <td>net</td>
                <td>DATA_in[11]</td>
                <td/>
                <td>+</td>
                <td>0.740</td>
                <td>2.077</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.077</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB13:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.309</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB13:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>N/C</td>
                <td>28</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U10/DelayTerminalCount[11]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB13_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U10/DelayTerminalCount[11]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U11/M_ENABLE[0]:CLK</td>
                <td>M_ENABLE[0]</td>
                <td>2.625</td>
                <td/>
                <td>5.280</td>
                <td/>
                <td>5.280</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U11/M_ENABLE[1]:CLK</td>
                <td>M_ENABLE[1]</td>
                <td>2.913</td>
                <td/>
                <td>5.562</td>
                <td/>
                <td>5.562</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U15/int_M_DRV_EN:CLK</td>
                <td>M_DRV_EN_L</td>
                <td>3.015</td>
                <td/>
                <td>5.664</td>
                <td/>
                <td>5.664</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U8/TransducerSelect_Z[3]:CLK</td>
                <td>DATA[3]</td>
                <td>3.183</td>
                <td/>
                <td>5.826</td>
                <td/>
                <td>5.826</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U31/intExpLEDSelect[3]:CLK</td>
                <td>Exp3Data[5]</td>
                <td>3.207</td>
                <td/>
                <td>5.844</td>
                <td/>
                <td>5.844</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U11/M_ENABLE[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: M_ENABLE[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.280</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.716</td>
                <td>0.716</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.169</td>
                <td>0.885</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.095</td>
                <td>0.980</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.860</td>
                <td>1.840</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.147</td>
                <td>1.987</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>2.161</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.329</td>
                <td>26</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U11/M_ENABLE[0]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.326</td>
                <td>2.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U11/M_ENABLE[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.713</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE_obuf[0]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>M_ENABLE_c[0]</td>
                <td/>
                <td>+</td>
                <td>0.921</td>
                <td>3.634</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE_obuf[0]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.124</td>
                <td>3.758</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE_obuf[0]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>M_ENABLE_obuf[0]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.204</td>
                <td>3.962</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE_obuf[0]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.318</td>
                <td>5.280</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE[0]</td>
                <td>net</td>
                <td>M_ENABLE[0]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.280</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_ENABLE[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>External Removal (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESET</td>
                <td>U1/sm_reset_dcm:ALn</td>
                <td>2.786</td>
                <td/>
                <td>2.786</td>
                <td/>
                <td>0.000</td>
                <td>-0.059</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESET</td>
                <td>U15/dll_rst_queue[6]:ALn</td>
                <td>2.809</td>
                <td/>
                <td>2.809</td>
                <td/>
                <td>0.000</td>
                <td>-0.061</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESET</td>
                <td>U15/dll_rst_queue[3]:ALn</td>
                <td>2.809</td>
                <td/>
                <td>2.809</td>
                <td/>
                <td>0.000</td>
                <td>-0.061</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESET</td>
                <td>U15/dll_rst_queue[0]:ALn</td>
                <td>2.809</td>
                <td/>
                <td>2.809</td>
                <td/>
                <td>0.000</td>
                <td>-0.061</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESET</td>
                <td>U15/DLL_RST:ALn</td>
                <td>2.809</td>
                <td/>
                <td>2.809</td>
                <td/>
                <td>0.000</td>
                <td>-0.061</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U1/sm_reset_dcm:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.786</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.754</td>
                <td>0.754</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RESET_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>0.820</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.093</td>
                <td>0.913</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:An</td>
                <td>net</td>
                <td>RESET_c</td>
                <td/>
                <td>+</td>
                <td>1.085</td>
                <td>1.998</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.150</td>
                <td>2.148</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.170</td>
                <td>2.318</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>2.439</td>
                <td>25</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/sm_reset_dcm:ALn</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.347</td>
                <td>2.786</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.786</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.738</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.098</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.887</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.151</td>
                <td>N/C</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.180</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/sm_reset_dcm:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.326</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/sm_reset_dcm:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0 to WriteClk60MHz</h3>
        <p>No Path</p>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2 to WriteClk60MHz</h3>
        <p>No Path</p>
        <h2>Clock Domain MainClockIn60MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Hold</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U8/FallingA[2]:CLK</td>
                <td>U8/FallingA[3]:D</td>
                <td>0.323</td>
                <td/>
                <td>1.207</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U8/FallingA[1]:CLK</td>
                <td>U8/FallingA[2]:D</td>
                <td>0.321</td>
                <td/>
                <td>1.205</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U8/intDataValid:CLK</td>
                <td>U8/intDataValid:D</td>
                <td>0.325</td>
                <td/>
                <td>1.224</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U8/DelayCountEnable:CLK</td>
                <td>U8/DelayCountEnable:D</td>
                <td>0.327</td>
                <td/>
                <td>1.218</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U7/DelayCountEnable:CLK</td>
                <td>U7/DelayCountEnable:D</td>
                <td>0.329</td>
                <td/>
                <td>1.216</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U8/FallingA[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U8/FallingA[3]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.207</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>0.120</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>0.236</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>0.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>0.541</td>
                <td>35</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U8/FallingA[2]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.343</td>
                <td>0.884</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingA[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>0.942</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingA[3]:D</td>
                <td>net</td>
                <td>U8/FallingA_Z[2]</td>
                <td/>
                <td>+</td>
                <td>0.265</td>
                <td>1.207</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.207</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>N/C</td>
                <td>35</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U8/FallingA[3]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.361</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingA[3]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>External Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DATA[2]</td>
                <td>U23/DataBuffer[2]:D</td>
                <td>1.203</td>
                <td/>
                <td>1.203</td>
                <td/>
                <td>0.000</td>
                <td>-0.276</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>M_AX0_RET_DATA</td>
                <td>U7/RisingA[1]:D</td>
                <td>1.239</td>
                <td/>
                <td>1.239</td>
                <td/>
                <td>0.000</td>
                <td>-0.311</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DATA[3]</td>
                <td>U23/DataBuffer[3]:D</td>
                <td>1.340</td>
                <td/>
                <td>1.340</td>
                <td/>
                <td>0.000</td>
                <td>-0.405</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DATA[6]</td>
                <td>U23/DataBuffer[6]:D</td>
                <td>1.356</td>
                <td/>
                <td>1.356</td>
                <td/>
                <td>0.000</td>
                <td>-0.424</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DATA[4]</td>
                <td>U23/DataBuffer[4]:D</td>
                <td>1.367</td>
                <td/>
                <td>1.367</td>
                <td/>
                <td>0.000</td>
                <td>-0.441</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DATA[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U23/DataBuffer[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.203</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DATA[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[2]/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>DATA[2]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[2]/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>0.715</td>
                <td>0.715</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[2]/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>DATA_iobuf[2]/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.003</td>
                <td>0.712</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[2]/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.049</td>
                <td>0.761</td>
                <td>19</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U23/DataBuffer[2]:D</td>
                <td>net</td>
                <td>DATA_in[2]</td>
                <td/>
                <td>+</td>
                <td>0.442</td>
                <td>1.203</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.203</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U23/DataBuffer[2]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.336</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U23/DataBuffer[2]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U8/NoXducer:CLK</td>
                <td>DATA[26]</td>
                <td>3.032</td>
                <td/>
                <td>3.919</td>
                <td/>
                <td>3.919</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U7/MDTPosition_Z[13]:CLK</td>
                <td>DATA[13]</td>
                <td>3.021</td>
                <td/>
                <td>3.924</td>
                <td/>
                <td>3.924</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U23/intModuleAddress[0]:CLK</td>
                <td>DATA[22]</td>
                <td>3.052</td>
                <td/>
                <td>3.935</td>
                <td/>
                <td>3.935</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U7/NoXducer:CLK</td>
                <td>DATA[26]</td>
                <td>3.178</td>
                <td/>
                <td>4.063</td>
                <td/>
                <td>4.063</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U23/intModuleAddress[1]:CLK</td>
                <td>DATA[23]</td>
                <td>3.273</td>
                <td/>
                <td>4.156</td>
                <td/>
                <td>4.156</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U8/NoXducer:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DATA[26]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.919</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.108</td>
                <td>0.108</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>0.218</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>0.404</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>0.572</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/NoXducer:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>0.887</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/NoXducer:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>0.945</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un1_discoverIdDataOut_0_iv_0[26]:B</td>
                <td>net</td>
                <td>U8_NoXducer</td>
                <td/>
                <td>+</td>
                <td>0.035</td>
                <td>0.980</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un1_discoverIdDataOut_0_iv_0[26]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.196</td>
                <td>1.176</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un1_discoverIdDataOut_0_iv_cZ[26]:C</td>
                <td>net</td>
                <td>U3/un1_discoverIdDataOut_0_iv_0_Z[26]</td>
                <td/>
                <td>+</td>
                <td>0.149</td>
                <td>1.325</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un1_discoverIdDataOut_0_iv_cZ[26]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.106</td>
                <td>1.431</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[26]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>un1_discoverIdDataOut_0_iv[26]</td>
                <td/>
                <td>+</td>
                <td>0.624</td>
                <td>2.055</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[26]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.124</td>
                <td>2.179</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[26]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>DATA_iobuf[26]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>2.537</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[26]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.382</td>
                <td>3.919</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA[26]</td>
                <td>net</td>
                <td>DATA[26]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.919</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.919</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA[26]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1 to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</h3>
        <p>No Path</p>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2 to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>External Removal (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>LOOPTICK</td>
                <td>U2/TickSync60:ALn</td>
                <td>1.522</td>
                <td/>
                <td>1.522</td>
                <td/>
                <td>0.000</td>
                <td>-0.607</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U2/TickSync60:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.522</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>LOOPTICK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.754</td>
                <td>0.754</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>LOOPTICK_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.037</td>
                <td>0.791</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.074</td>
                <td>0.865</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U2/TickSync60:ALn</td>
                <td>net</td>
                <td>LOOPTICK_c</td>
                <td/>
                <td>+</td>
                <td>0.657</td>
                <td>1.522</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.522</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U2/TickSync60:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.325</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U2/TickSync60:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET WriteClk60MHz to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</h3>
        <p>No Path</p>
        <h2>Clock Domain U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U8/FallingB[1]:CLK</td>
                <td>U8/FallingB[2]:D</td>
                <td>0.313</td>
                <td/>
                <td>1.208</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U7/RisingB[2]:CLK</td>
                <td>U7/RisingB[3]:D</td>
                <td>0.321</td>
                <td/>
                <td>1.223</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U8/RisingB[1]:CLK</td>
                <td>U8/RisingB[2]:D</td>
                <td>0.323</td>
                <td/>
                <td>1.225</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U7/RisingB[1]:CLK</td>
                <td>U7/RisingB[2]:D</td>
                <td>0.316</td>
                <td/>
                <td>1.218</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U8/FallingB[2]:CLK</td>
                <td>U8/FallingB[3]:D</td>
                <td>0.318</td>
                <td/>
                <td>1.213</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U8/FallingB[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U8/FallingB[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.208</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>0.120</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>0.236</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>0.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>0.541</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U8/FallingB[1]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.354</td>
                <td>0.895</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingB[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>0.953</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingB[2]:D</td>
                <td>net</td>
                <td>U8/FallingB_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.255</td>
                <td>1.208</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.208</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>N/C</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U8/FallingB[2]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.365</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U8/FallingB[2]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>External Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>M_AX0_RET_DATA</td>
                <td>U7/RisingB[1]:D</td>
                <td>1.486</td>
                <td/>
                <td>1.486</td>
                <td/>
                <td>0.000</td>
                <td>-0.555</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>M_AX0_RET_DATA</td>
                <td>U7/FallingB[1]:D</td>
                <td>1.486</td>
                <td/>
                <td>1.486</td>
                <td/>
                <td>0.000</td>
                <td>-0.570</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>M_AX1_RET_DATA</td>
                <td>U8/RisingB[1]:D</td>
                <td>1.517</td>
                <td/>
                <td>1.517</td>
                <td/>
                <td>0.000</td>
                <td>-0.586</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>M_AX1_RET_DATA</td>
                <td>U8/FallingB[1]:D</td>
                <td>1.517</td>
                <td/>
                <td>1.517</td>
                <td/>
                <td>0.000</td>
                <td>-0.594</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: M_AX0_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U7/RisingB[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.486</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>M_AX0_RET_DATA</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.715</td>
                <td>0.715</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>M_AX0_RET_DATA_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>0.842</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.092</td>
                <td>0.934</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U7/RisingB[1]:D</td>
                <td>net</td>
                <td>M_AX0_RET_DATA_c</td>
                <td/>
                <td>+</td>
                <td>0.552</td>
                <td>1.486</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.486</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.198</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U7/RisingB[1]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U7/RisingB[1]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0 to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U24/InputShiftRegister[4]:CLK</td>
                <td>U24/InputShiftRegister[5]:D</td>
                <td>0.308</td>
                <td/>
                <td>1.216</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U10/U1/Serial2ParallelData[31]:CLK</td>
                <td>U10/U1/SSIDataLatch_Z[31]:D</td>
                <td>0.316</td>
                <td/>
                <td>1.217</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U24/InputShiftRegister[3]:CLK</td>
                <td>U24/InputShiftRegister[4]:D</td>
                <td>0.303</td>
                <td/>
                <td>1.218</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U1/shift_register[28]:CLK</td>
                <td>U1/shift_register[29]:D</td>
                <td>0.319</td>
                <td/>
                <td>1.229</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U1/shift_register[14]:CLK</td>
                <td>U1/shift_register[15]:D</td>
                <td>0.320</td>
                <td/>
                <td>1.229</td>
                <td/>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U24/InputShiftRegister[4]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U24/InputShiftRegister[5]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.216</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>0.110</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>0.220</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>0.406</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>0.574</td>
                <td>48</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U24/InputShiftRegister[4]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>0.908</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U24/InputShiftRegister[4]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.062</td>
                <td>0.970</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U24/InputShiftRegister[5]:D</td>
                <td>net</td>
                <td>U24/InputShiftRegister_Z[4]</td>
                <td/>
                <td>+</td>
                <td>0.246</td>
                <td>1.216</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.216</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>48</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U24/InputShiftRegister[5]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U24/InputShiftRegister[5]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>External Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>QA0_RegY_NegLmt</td>
                <td>U25/U4/QL0[0]:D</td>
                <td>1.457</td>
                <td/>
                <td>1.457</td>
                <td/>
                <td>0.000</td>
                <td>-0.524</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>QA1_RegX_PosLmt</td>
                <td>U25/U5/QL0[0]:D</td>
                <td>1.468</td>
                <td/>
                <td>1.468</td>
                <td/>
                <td>0.000</td>
                <td>-0.532</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>QA0_RegY_NegLmt</td>
                <td>U25/U4/QL1[0]:D</td>
                <td>1.458</td>
                <td/>
                <td>1.458</td>
                <td/>
                <td>0.000</td>
                <td>-0.532</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>M_MUXED_ADC_DATA0_QA0_SIGB</td>
                <td>U25/U4/QB[0]:D</td>
                <td>1.484</td>
                <td/>
                <td>1.484</td>
                <td/>
                <td>0.000</td>
                <td>-0.533</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>QA1_RegX_PosLmt</td>
                <td>U25/U5/QL1[0]:D</td>
                <td>1.469</td>
                <td/>
                <td>1.469</td>
                <td/>
                <td>0.000</td>
                <td>-0.540</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: QA0_RegY_NegLmt</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U25/U4/QL0[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.457</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>QA0_RegY_NegLmt</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>QA0_RegY_NegLmt</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.716</td>
                <td>0.716</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>QA0_RegY_NegLmt_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.001</td>
                <td>0.715</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.048</td>
                <td>0.763</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U25/U4/un1_registrationx_1[0]:B</td>
                <td>net</td>
                <td>QA0_RegY_NegLmt_c</td>
                <td/>
                <td>+</td>
                <td>0.595</td>
                <td>1.358</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U25/U4/un1_registrationx_1[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.050</td>
                <td>1.408</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U25/U4/QL0[0]:D</td>
                <td>net</td>
                <td>U25/U4/un1_registrationx_1_3[0]</td>
                <td/>
                <td>+</td>
                <td>0.049</td>
                <td>1.457</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.457</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.191</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>59</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U25/U4/QL0[0]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.341</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U25/U4/QL0[0]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U4/OutputClock:CLK</td>
                <td>M_OUT0_CLK</td>
                <td>2.222</td>
                <td/>
                <td>3.123</td>
                <td/>
                <td>3.123</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U5/OutputClock:CLK</td>
                <td>M_OUT1_CLK</td>
                <td>2.267</td>
                <td/>
                <td>3.178</td>
                <td/>
                <td>3.178</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U4/M_OUT_DATA:CLK</td>
                <td>M_OUT0_DATA</td>
                <td>2.328</td>
                <td/>
                <td>3.245</td>
                <td/>
                <td>3.245</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U11/M_IO_LATCH:CLK</td>
                <td>M_IO_LATCH</td>
                <td>2.349</td>
                <td/>
                <td>3.250</td>
                <td/>
                <td>3.250</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U11/M_IO_LOAD:CLK</td>
                <td>M_IO_LOAD</td>
                <td>2.415</td>
                <td/>
                <td>3.316</td>
                <td/>
                <td>3.316</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U4/OutputClock:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: M_OUT0_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.123</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>0.110</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>0.220</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB10:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>0.406</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB10:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>0.574</td>
                <td>71</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U4/OutputClock:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB10_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>0.901</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U4/OutputClock:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>0.959</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>M_OUT0_CLK_c</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>1.480</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.124</td>
                <td>1.604</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>M_OUT0_CLK_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.179</td>
                <td>1.783</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.340</td>
                <td>3.123</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK</td>
                <td>net</td>
                <td>M_OUT0_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.123</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.123</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_OUT0_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0 to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>U16/WD_RST_SHIFT[7]:ALn</td>
                <td>2.039</td>
                <td/>
                <td>2.957</td>
                <td/>
                <td>0.000</td>
                <td>0.006</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>U16/WD_RST_SHIFT[5]:ALn</td>
                <td>2.039</td>
                <td/>
                <td>2.957</td>
                <td/>
                <td>0.000</td>
                <td>0.006</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>U16/WD_RST_SHIFT[2]:ALn</td>
                <td>2.039</td>
                <td/>
                <td>2.957</td>
                <td/>
                <td>0.000</td>
                <td>0.006</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>U16/WDTCounter[10]:ALn</td>
                <td>2.059</td>
                <td/>
                <td>2.977</td>
                <td/>
                <td>0.000</td>
                <td>-0.013</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>U16/WDTCounter[0]:ALn</td>
                <td>2.059</td>
                <td/>
                <td>2.977</td>
                <td/>
                <td>0.000</td>
                <td>-0.013</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U1/DLL_LOCK_Int:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U16/WD_RST_SHIFT[7]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.957</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>0.110</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>0.220</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.187</td>
                <td>0.407</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>0.575</td>
                <td>35</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.343</td>
                <td>0.918</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>0.976</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9:A</td>
                <td>net</td>
                <td>DLL_LOCK</td>
                <td/>
                <td>+</td>
                <td>0.428</td>
                <td>1.404</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.067</td>
                <td>1.471</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9_0:An</td>
                <td>net</td>
                <td>N_22_0_i</td>
                <td/>
                <td>+</td>
                <td>0.685</td>
                <td>2.156</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9_0:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.150</td>
                <td>2.306</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9_0/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>U1/DLL_LOCK_Int_RNIART9_0/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.172</td>
                <td>2.478</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/DLL_LOCK_Int_RNIART9_0/U0_RGB1_RGB4:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>2.599</td>
                <td>15</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U16/WD_RST_SHIFT[7]:ALn</td>
                <td>net</td>
                <td>U1/DLL_LOCK_Int_RNIART9_0/U0_RGB1_RGB4_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>2.957</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.957</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB14:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.187</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB14:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>44</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U16/WD_RST_SHIFT[7]:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB14_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U16/WD_RST_SHIFT[7]:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Removal</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>External Removal (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>LOOPTICK</td>
                <td>U2/TickSync:ALn</td>
                <td>1.522</td>
                <td/>
                <td>1.522</td>
                <td/>
                <td>0.000</td>
                <td>-0.613</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESET</td>
                <td>U1/shift_register[29]:ALn</td>
                <td>2.806</td>
                <td/>
                <td>2.806</td>
                <td/>
                <td>0.000</td>
                <td>-1.859</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESET</td>
                <td>U1/shift_register[27]:ALn</td>
                <td>2.806</td>
                <td/>
                <td>2.806</td>
                <td/>
                <td>0.000</td>
                <td>-1.859</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESET</td>
                <td>U1/shift_register[26]:ALn</td>
                <td>2.806</td>
                <td/>
                <td>2.806</td>
                <td/>
                <td>0.000</td>
                <td>-1.860</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESET</td>
                <td>U1/PowerUpOneShot[0]:ALn</td>
                <td>2.806</td>
                <td/>
                <td>2.806</td>
                <td/>
                <td>0.000</td>
                <td>-1.860</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U2/TickSync:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.522</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>LOOPTICK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.754</td>
                <td>0.754</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>LOOPTICK_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.037</td>
                <td>0.791</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.074</td>
                <td>0.865</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U2/TickSync:ALn</td>
                <td>net</td>
                <td>LOOPTICK_c</td>
                <td/>
                <td>+</td>
                <td>0.657</td>
                <td>1.522</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.522</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.114</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11:An</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.173</td>
                <td>N/C</td>
                <td>83</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U2/TickSync:CLK</td>
                <td>net</td>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.316</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U2/TickSync:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET WriteClk60MHz to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</h3>
        <p>No Path</p>
        <h3>SET Clk_30M to U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</h3>
        <p>No Path</p>
        <h2>Clock Domain Clk_30M</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U1/shift_register[14]:CLK</td>
                <td>U1/shift_register[15]:D</td>
                <td>0.320</td>
                <td>0.301</td>
                <td>3.534</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U1/shift_register[21]:CLK</td>
                <td>U1/shift_register[22]:D</td>
                <td>0.321</td>
                <td>0.302</td>
                <td>3.535</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U1/shift_register[18]:CLK</td>
                <td>U1/shift_register[19]:D</td>
                <td>0.312</td>
                <td>0.302</td>
                <td>3.535</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U1/shift_register[17]:CLK</td>
                <td>U1/shift_register[18]:D</td>
                <td>0.325</td>
                <td>0.306</td>
                <td>3.539</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U1/shift_register[16]:CLK</td>
                <td>U1/shift_register[17]:D</td>
                <td>0.316</td>
                <td>0.306</td>
                <td>3.530</td>
                <td>3.224</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U1/shift_register[14]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U1/shift_register[15]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.534</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.301</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.880</td>
                <td>2.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/shift_register[14]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>3.214</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[14]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>3.272</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[15]:D</td>
                <td>net</td>
                <td>U1/shift_register_Z[14]</td>
                <td/>
                <td>+</td>
                <td>0.262</td>
                <td>3.534</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.534</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.880</td>
                <td>2.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/shift_register[15]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.353</td>
                <td>3.233</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[15]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>External Removal (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESET</td>
                <td>U1/shift_register[22]:ALn</td>
                <td>4.840</td>
                <td/>
                <td>4.840</td>
                <td/>
                <td>0.000</td>
                <td>0.868</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESET</td>
                <td>U1/shift_register[19]:ALn</td>
                <td>4.840</td>
                <td/>
                <td>4.840</td>
                <td/>
                <td>0.000</td>
                <td>0.868</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESET</td>
                <td>U1/shift_register[18]:ALn</td>
                <td>4.840</td>
                <td/>
                <td>4.840</td>
                <td/>
                <td>0.000</td>
                <td>0.867</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESET</td>
                <td>U1/shift_register[15]:ALn</td>
                <td>4.840</td>
                <td/>
                <td>4.840</td>
                <td/>
                <td>0.000</td>
                <td>0.867</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESET</td>
                <td>U1/shift_register[13]:ALn</td>
                <td>4.840</td>
                <td/>
                <td>4.840</td>
                <td/>
                <td>0.000</td>
                <td>0.867</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U1/shift_register[22]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.840</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.315</td>
                <td>1.315</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RESET_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>1.428</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.159</td>
                <td>1.587</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:An</td>
                <td>net</td>
                <td>RESET_c</td>
                <td/>
                <td>+</td>
                <td>1.859</td>
                <td>3.446</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.255</td>
                <td>3.701</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1:An</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>3.991</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.200</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>U1/shift_register[22]:ALn</td>
                <td>net</td>
                <td>RESET_arst</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>4.840</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.840</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>5.106</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/shift_register[22]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.602</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[22]:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET WriteClk60MHz to Clk_30M</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>U15/DLL_RST:CLK</td>
                <td>U1/shift_register[22]:SLn</td>
                <td>0.893</td>
                <td>0.325</td>
                <td>3.558</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>U15/DLL_RST:CLK</td>
                <td>U1/shift_register[19]:SLn</td>
                <td>0.893</td>
                <td>0.325</td>
                <td>3.558</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>U15/DLL_RST:CLK</td>
                <td>U1/shift_register[18]:SLn</td>
                <td>0.893</td>
                <td>0.325</td>
                <td>3.558</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>U15/DLL_RST:CLK</td>
                <td>U1/shift_register[15]:SLn</td>
                <td>0.893</td>
                <td>0.325</td>
                <td>3.558</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>U15/DLL_RST:CLK</td>
                <td>U1/shift_register[13]:SLn</td>
                <td>0.893</td>
                <td>0.325</td>
                <td>3.558</td>
                <td>3.233</td>
                <td>0.000</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: U15/DLL_RST:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: U1/shift_register[22]:SLn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.558</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.325</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.716</td>
                <td>0.716</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.169</td>
                <td>0.885</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.095</td>
                <td>0.980</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.860</td>
                <td>1.840</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.146</td>
                <td>1.986</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.174</td>
                <td>2.160</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>2.328</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/DLL_RST:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>2.665</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U15/DLL_RST:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.723</td>
                <td>36</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[22]:SLn</td>
                <td>net</td>
                <td>DLL_RST</td>
                <td/>
                <td>+</td>
                <td>0.835</td>
                <td>3.558</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.558</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/clk1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.880</td>
                <td>2.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>U1/shift_register[22]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.353</td>
                <td>3.233</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U1/shift_register[22]:SLn</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.000</td>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.233</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET U1/clk1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2 to Clk_30M</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>ExtADDR[0]</td>
                <td>DATA[24]</td>
                <td>5.315</td>
                <td/>
                <td>5.315</td>
                <td/>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>ExtADDR[0]</td>
                <td>DATA[14]</td>
                <td>5.394</td>
                <td/>
                <td>5.394</td>
                <td/>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>QA1_RegX_PosLmt</td>
                <td>DATA[2]</td>
                <td>5.400</td>
                <td/>
                <td>5.400</td>
                <td/>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>QA0_RegY_NegLmt</td>
                <td>DATA[3]</td>
                <td>5.401</td>
                <td/>
                <td>5.401</td>
                <td/>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>ExtADDR[0]</td>
                <td>DATA[13]</td>
                <td>5.406</td>
                <td/>
                <td>5.406</td>
                <td/>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: ExtADDR[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DATA[24]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.315</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ExtADDR[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExtADDR_ibuf[0]/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>ExtADDR[0]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExtADDR_ibuf[0]/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.715</td>
                <td>0.715</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExtADDR_ibuf[0]/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>ExtADDR_ibuf[0]/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.025</td>
                <td>0.740</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExtADDR_ibuf[0]/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.063</td>
                <td>0.803</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un3_axis1x021read:D</td>
                <td>net</td>
                <td>ExtADDR_c[0]</td>
                <td/>
                <td>+</td>
                <td>0.682</td>
                <td>1.485</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un3_axis1x021read:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.106</td>
                <td>1.591</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un140_data:B</td>
                <td>net</td>
                <td>Axis1LEDStatusRead</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>1.895</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un140_data:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.106</td>
                <td>2.001</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un140_data_RNIRVPT:B</td>
                <td>net</td>
                <td>un140_data_i</td>
                <td/>
                <td>+</td>
                <td>0.517</td>
                <td>2.518</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>U3/un140_data_RNIRVPT:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.181</td>
                <td>2.699</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[24]/U0/U_IOENFF:A</td>
                <td>net</td>
                <td>un644_data_i_i</td>
                <td/>
                <td>+</td>
                <td>0.744</td>
                <td>3.443</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[24]/U0/U_IOENFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOENFF_BYPASS</td>
                <td>+</td>
                <td>0.124</td>
                <td>3.567</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[24]/U0/U_IOPAD:E</td>
                <td>net</td>
                <td>DATA_iobuf[24]/U0/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>3.801</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_iobuf[24]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.514</td>
                <td>5.315</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA[24]</td>
                <td>net</td>
                <td>DATA[24]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.315</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ExtADDR[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA[24]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
