#
# HDL files
#
hdl:
  - shared/ip_repo/read_rst_trig/read_rst_trig.sv
  - shared/ip_repo/read_rst_trig/ODELAY_set_ctrl.sv
  - shared/ip_repo/UtilityIP/IPIF_common/IPIF_clock_converter.sv
  - shared/ip_repo/UtilityIP/IPIF_common/IPIF_parameterDecode.sv
# sim:
#   - 
ip_files:
   - shared/ip_repo/read_rst_trig/component.xml

# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
#xdc:
#
# Vivado target xdc file
#
# xdcTarget: 

#
# Top level module name 
#
topMod: read_rst_trig
#topSim: 
