*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/.dvt/default.build
*** Done analyzing build configuration [994 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/defines.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/defines.sv [391 ms, 19 lines, SystemVerilog_2012] ...
Loading (2) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_1.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_1.sv [165 ms, 134 lines, SystemVerilog_2012] ...
Loading (3) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_2.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_2.sv [3 ms, 18 lines, SystemVerilog_2012] ...
Loading (4) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_3.sv ...
Skip (optimized) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/defines.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_3.sv [6 ms, 24 lines, SystemVerilog_2012] ...
Loading (5) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_4.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_4.sv [6 ms, 52 lines, SystemVerilog_2012] ...
Loading (6) /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_5.sv ...
Done /home/yy/Desktop/My_prog/git_repo/DVT_PROJ/1/sv-GettingStarted/class_5.sv [6 ms, 38 lines, SystemVerilog_2012] ...
*** Done parsing [LT 160.0 ms, PT 190.0 ms, SGT 2%, UGT 2%] ***
*** Total number of lines [285] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [64 ms] ...
Performing post full build step 2 (RI) [3 ms] ...
Performing post full build step 3 (RCP) [40 ms] ...
*** Done SystemVerilog build [814 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RCA) [76 ms] ...
Performing mixed post full build step 5 (Verilog - RD) [7 ms] ...
Performing mixed post full build step 6 (Verilog - FSC) [141 ms] ...
Performing mixed post full build step 7 (Verilog - EV) [56 ms] ...
Performing mixed post full build step 8 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [706 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [106 ms] ***
*** Total build time [2s.702ms] ***
