From 266ef3dda3f85cf6d0ff6d6322b69ae7f36109a5 Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Wed, 18 Nov 2020 10:27:08 +0800
Subject: [PATCH] phy: rockchip: naneng-combphy: Add RMJ control for PCIe

Change-Id: Iaf2d8fab379aa77dc127778b3943000b0e4bf2a6
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 drivers/phy/rockchip/phy-rockchip-naneng-combphy.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
index 58fe0d48b249..502b71fa5928 100644
--- a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
+++ b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
@@ -296,6 +296,7 @@ static int rk3568_combphy_cfg(struct rockchip_combphy_priv *priv)
 	struct clk *refclk = NULL;
 	unsigned long rate;
 	int i;
+	u32 val;
 
 	/* Configure PHY reference clock frequency */
 	for (i = 0; i < priv->num_clks; i++) {
@@ -337,6 +338,16 @@ static int rk3568_combphy_cfg(struct rockchip_combphy_priv *priv)
 		param_write(priv->phy_grf, &cfg->con1_for_pcie, true);
 		param_write(priv->phy_grf, &cfg->con2_for_pcie, true);
 		param_write(priv->phy_grf, &cfg->con3_for_pcie, true);
+		/* Enable controlling random jitter, aka RMJ */
+		val = readl(priv->mmio + (0xa << 2));
+		val &= ~(0x77);
+		val |= 0x3 << 4;
+		writel(val, priv->mmio + (0xa << 2));
+
+		val = readl(priv->mmio + (0x20 << 2));
+		val &= ~(0x1c);
+		val |= 0x5 << 2;
+		writel(val, priv->mmio + (0x20 << 2));
 		break;
 	case PHY_TYPE_USB3:
 		/* Set ssc downward spread spectrum */
-- 
2.35.3

