Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 07:01:55 2024
| Host         : DESKTOP-C79CDTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demonstration_timing_summary_routed.rpt -pb demonstration_timing_summary_routed.pb -rpx demonstration_timing_summary_routed.rpx -warn_on_violation
| Design       : demonstration
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
LUTAR-1    Warning           LUT drives async reset alert               2562        
TIMING-20  Warning           Non-clocked latch                          1000        
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101093)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6721)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101093)
-----------------------------
 There are 1281 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 2659 register/latch pins with no clock driven by root clock pin: dc/clk_5hz_reg/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_addr1_mux_reg[0]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_addr1_mux_reg[1]/Q (HIGH)

 There are 1265 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_addr2_mux_reg/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_alu_input_reg[0]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_alu_opcode_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_data_mux_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_data_mux_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_ir_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_pc_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_ram_reg/Q (HIGH)

 There are 642 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_ram_reg_rep/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_ram_reg_rep__0/Q (HIGH)

 There are 232 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[10]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[11]/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[12]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[13]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[14]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[16]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[17]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[18]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[19]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[21]/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[22]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[23]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[24]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[26]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[27]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[28]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[29]/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[30]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[31]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[3]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[4]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[5]/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[6]/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[7]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[8]/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/o_data1_reg[9]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_P/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[0]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[10]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[1]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[2]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[3]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[4]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[6]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[7]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[8]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/memory_inst/ram_inst/o_data_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6721)
---------------------------------------------------
 There are 6721 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.494        0.000                      0                   49        0.118        0.000                      0                   49       15.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        23.494        0.000                      0                   49        0.118        0.000                      0                   49       15.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       23.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.494ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.342ns (29.569%)  route 5.579ns (70.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.890 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.888    13.262    dc/r_counter_20k
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    36.891    dc/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[0]/C
                         clock pessimism              0.425    37.316    
                         clock uncertainty           -0.035    37.280    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    36.756    dc/r_counter_20k_reg[0]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 23.494    

Slack (MET) :             23.494ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.342ns (29.569%)  route 5.579ns (70.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.890 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.888    13.262    dc/r_counter_20k
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    36.891    dc/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[1]/C
                         clock pessimism              0.425    37.316    
                         clock uncertainty           -0.035    37.280    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    36.756    dc/r_counter_20k_reg[1]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 23.494    

Slack (MET) :             23.494ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.342ns (29.569%)  route 5.579ns (70.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.890 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.888    13.262    dc/r_counter_20k
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    36.891    dc/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[2]/C
                         clock pessimism              0.425    37.316    
                         clock uncertainty           -0.035    37.280    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    36.756    dc/r_counter_20k_reg[2]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 23.494    

Slack (MET) :             23.494ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.342ns (29.569%)  route 5.579ns (70.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.890 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.888    13.262    dc/r_counter_20k
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    36.891    dc/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  dc/r_counter_20k_reg[3]/C
                         clock pessimism              0.425    37.316    
                         clock uncertainty           -0.035    37.280    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    36.756    dc/r_counter_20k_reg[3]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 23.494    

Slack (MET) :             23.615ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.342ns (30.021%)  route 5.459ns (69.979%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.769    13.143    dc/r_counter_20k
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[12]/C
                         clock pessimism              0.425    37.317    
                         clock uncertainty           -0.035    37.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    36.757    dc/r_counter_20k_reg[12]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                 23.615    

Slack (MET) :             23.615ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.342ns (30.021%)  route 5.459ns (69.979%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.769    13.143    dc/r_counter_20k
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[13]/C
                         clock pessimism              0.425    37.317    
                         clock uncertainty           -0.035    37.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    36.757    dc/r_counter_20k_reg[13]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                 23.615    

Slack (MET) :             23.615ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.342ns (30.021%)  route 5.459ns (69.979%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.769    13.143    dc/r_counter_20k
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
                         clock pessimism              0.425    37.317    
                         clock uncertainty           -0.035    37.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    36.757    dc/r_counter_20k_reg[14]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                 23.615    

Slack (MET) :             23.615ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.342ns (30.021%)  route 5.459ns (69.979%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.769    13.143    dc/r_counter_20k
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/C
                         clock pessimism              0.425    37.317    
                         clock uncertainty           -0.035    37.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    36.757    dc/r_counter_20k_reg[15]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                 23.615    

Slack (MET) :             23.778ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.342ns (30.564%)  route 5.321ns (69.436%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.630    13.004    dc/r_counter_20k
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/C
                         clock pessimism              0.450    37.342    
                         clock uncertainty           -0.035    37.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    36.782    dc/r_counter_20k_reg[10]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                 23.778    

Slack (MET) :             23.778ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.342ns (30.564%)  route 5.321ns (69.436%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 36.891 - 32.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  dc/r_counter_20k_reg[9]/Q
                         net (fo=2, routed)           1.439     7.299    dc/r_counter_20k_reg[9]
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  dc/r_counter_20k[0]_i_6/O
                         net (fo=1, routed)           0.401     7.824    dc/r_counter_20k[0]_i_6_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.684     8.632    dc/data0
    SLICE_X21Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.756 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.756    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.288 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.971    10.629    dc/sel0[10]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.302    10.931 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           0.759    11.690    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.814 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.436    12.250    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.374 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.630    13.004    dc/r_counter_20k
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    36.892    dc/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
                         clock pessimism              0.450    37.342    
                         clock uncertainty           -0.035    37.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    36.782    dc/r_counter_20k_reg[11]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                 23.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.309%)  route 0.120ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    dc/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  dc/r_counter_10k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dc/r_counter_10k_reg[7]/Q
                         net (fo=1, routed)           0.120     1.735    dc/r_counter_10k_reg_n_0_[7]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.895    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.960    dc/sel0[10]
    SLICE_X21Y47         FDRE                                         r  dc/r_counter_10k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  dc/r_counter_10k_reg[10]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.333ns (68.314%)  route 0.154ns (31.686%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    dc/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  dc/r_counter_10k_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dc/r_counter_10k_reg[8]/Q
                         net (fo=1, routed)           0.154     1.757    dc/r_counter_10k_reg_n_0_[8]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.205     1.962 r  dc/r_counter_10k_reg[10]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.962    dc/sel0[9]
    SLICE_X21Y47         FDRE                                         r  dc/r_counter_10k_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  dc/r_counter_10k_reg[9]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.355ns (69.818%)  route 0.153ns (30.182%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dc/r_counter_10k_reg[11]/Q
                         net (fo=1, routed)           0.153     1.770    dc/r_counter_10k_reg_n_0_[11]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  dc/r_counter_10k_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.930    dc/r_counter_10k_reg[10]_i_1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  dc/r_counter_10k_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.984    dc/sel0[12]
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[12]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.366ns (70.457%)  route 0.153ns (29.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dc/r_counter_10k_reg[11]/Q
                         net (fo=1, routed)           0.153     1.770    dc/r_counter_10k_reg_n_0_[11]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  dc/r_counter_10k_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.930    dc/r_counter_10k_reg[10]_i_1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  dc/r_counter_10k_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.995    dc/sel0[14]
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[14]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.326ns (61.552%)  route 0.204ns (38.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dc/r_counter_10k_reg[2]/Q
                         net (fo=1, routed)           0.204     1.807    dc/r_counter_10k_reg_n_0_[2]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.198     2.005 r  dc/r_counter_10k_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.005    dc/sel0[3]
    SLICE_X21Y45         FDRE                                         r  dc/r_counter_10k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    dc/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  dc/r_counter_10k_reg[3]/C
                         clock pessimism             -0.252     1.740    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.102     1.842    dc/r_counter_10k_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.391ns (71.814%)  route 0.153ns (28.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dc/r_counter_10k_reg[11]/Q
                         net (fo=1, routed)           0.153     1.770    dc/r_counter_10k_reg_n_0_[11]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  dc/r_counter_10k_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.930    dc/r_counter_10k_reg[10]_i_1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  dc/r_counter_10k_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.020    dc/sel0[13]
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[13]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.391ns (71.814%)  route 0.153ns (28.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dc/r_counter_10k_reg[11]/Q
                         net (fo=1, routed)           0.153     1.770    dc/r_counter_10k_reg_n_0_[11]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  dc/r_counter_10k_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.930    dc/r_counter_10k_reg[10]_i_1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  dc/r_counter_10k_reg[15]_i_1/O[3]
                         net (fo=4, routed)           0.000     2.020    dc/sel0[15]
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  dc/r_counter_10k_reg[15]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.102     1.843    dc/r_counter_10k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    dc/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  dc/r_counter_10k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dc/r_counter_10k_reg[0]/Q
                         net (fo=2, routed)           0.067     1.682    dc/r_counter_10k_reg_n_0_[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.806 r  dc/r_counter_10k_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.806    dc/sel0[1]
    SLICE_X21Y45         FDRE                                         r  dc/r_counter_10k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    dc/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  dc/r_counter_10k_reg[1]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.102     1.576    dc/r_counter_10k_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.396ns (66.041%)  route 0.204ns (33.959%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dc/r_counter_10k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dc/r_counter_10k_reg[2]/Q
                         net (fo=1, routed)           0.204     1.807    dc/r_counter_10k_reg_n_0_[2]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.214     2.021 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 r  dc/r_counter_10k_reg[5]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.075    dc/sel0[4]
    SLICE_X21Y46         FDRE                                         r  dc/r_counter_10k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    dc/clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  dc/r_counter_10k_reg[4]/C
                         clock pessimism             -0.252     1.740    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.102     1.842    dc/r_counter_10k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[14]/Q
                         net (fo=2, routed)           0.125     1.765    dc/r_counter_20k_reg[14]
    SLICE_X24Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  dc/r_counter_20k_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    dc/r_counter_20k_reg[12]_i_1_n_5
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    dc/clk_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X22Y47    dc/clk_5hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y45    dc/r_counter_10k_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y47    dc/r_counter_10k_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X22Y47    dc/r_counter_10k_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y48    dc/r_counter_10k_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y48    dc/r_counter_10k_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y48    dc/r_counter_10k_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y48    dc/r_counter_10k_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y45    dc/r_counter_10k_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/clk_5hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/clk_5hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y45    dc/r_counter_10k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y45    dc/r_counter_10k_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y47    dc/r_counter_10k_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y47    dc/r_counter_10k_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/r_counter_10k_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/r_counter_10k_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y48    dc/r_counter_10k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y48    dc/r_counter_10k_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/clk_5hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/clk_5hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y45    dc/r_counter_10k_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y45    dc/r_counter_10k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y47    dc/r_counter_10k_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y47    dc/r_counter_10k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/r_counter_10k_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X22Y47    dc/r_counter_10k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y48    dc/r_counter_10k_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y48    dc/r_counter_10k_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6726 Endpoints
Min Delay          6726 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/o_data1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        418.545ns  (logic 91.360ns (21.828%)  route 327.185ns (78.172%))
  Logic Levels:           327  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=98 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.058   415.086    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124   415.210 r  tl/datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.534   415.744    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_1
    SLICE_X39Y94         LDCE (SetClr_ldce_CLR_Q)     0.885   416.629 f  tl/datapath_inst/core_register/r_reg_reg[0][30]_LDC/Q
                         net (fo=1, routed)           0.493   417.122    tl/datapath_inst/core_register_n_225
    SLICE_X39Y94         LUT3 (Prop_lut3_I1_O)        0.124   417.246 r  tl/datapath_inst/r_reg[0][30]_C_i_1__0/O
                         net (fo=4, routed)           0.966   418.212    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124   418.336 r  tl/datapath_inst/core_register/o_data1[30]_i_2/O
                         net (fo=1, routed)           0.000   418.336    tl/datapath_inst/core_register/o_data1[30]_i_2_n_0
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.209   418.545 r  tl/datapath_inst/core_register/o_data1_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   418.545    tl/datapath_inst/core_register/r_reg[30]
    SLICE_X38Y92         FDCE                                         r  tl/datapath_inst/core_register/o_data1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[5][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.762ns  (logic 91.027ns (21.789%)  route 326.735ns (78.211%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.706   414.734    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124   414.858 r  tl/datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.546   415.403    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_1
    SLICE_X40Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   416.288 f  tl/datapath_inst/core_register/r_reg_reg[5][30]_LDC/Q
                         net (fo=1, routed)           0.675   416.963    tl/datapath_inst/core_register_n_97
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.124   417.087 r  tl/datapath_inst/r_reg[5][30]_C_i_1__0/O
                         net (fo=4, routed)           0.675   417.761    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_2
    SLICE_X41Y94         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[5][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[0][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.746ns  (logic 91.027ns (21.790%)  route 326.719ns (78.210%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.058   415.086    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124   415.210 r  tl/datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.534   415.744    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_1
    SLICE_X39Y94         LDCE (SetClr_ldce_CLR_Q)     0.885   416.629 f  tl/datapath_inst/core_register/r_reg_reg[0][30]_LDC/Q
                         net (fo=1, routed)           0.493   417.122    tl/datapath_inst/core_register_n_225
    SLICE_X39Y94         LUT3 (Prop_lut3_I1_O)        0.124   417.246 r  tl/datapath_inst/r_reg[0][30]_C_i_1__0/O
                         net (fo=4, routed)           0.500   417.746    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_2
    SLICE_X40Y94         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[0][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[4][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.640ns  (logic 91.027ns (21.796%)  route 326.613ns (78.204%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.827   414.855    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124   414.979 r  tl/datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.885   415.864    tl/datapath_inst/core_register/r_reg_reg[4][30]_C_1
    SLICE_X41Y95         LDCE (SetClr_ldce_CLR_Q)     0.885   416.749 f  tl/datapath_inst/core_register/r_reg_reg[4][30]_LDC/Q
                         net (fo=1, routed)           0.276   417.025    tl/datapath_inst/core_register_n_129
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124   417.149 r  tl/datapath_inst/r_reg[4][30]_C_i_1__0/O
                         net (fo=4, routed)           0.490   417.639    tl/datapath_inst/core_register/r_reg_reg[4][30]_C_2
    SLICE_X40Y97         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[4][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[5][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.621ns  (logic 91.027ns (21.797%)  route 326.594ns (78.203%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.706   414.734    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124   414.858 r  tl/datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.546   415.403    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_1
    SLICE_X40Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   416.288 f  tl/datapath_inst/core_register/r_reg_reg[5][30]_LDC/Q
                         net (fo=1, routed)           0.675   416.963    tl/datapath_inst/core_register_n_97
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.124   417.087 r  tl/datapath_inst/r_reg[5][30]_C_i_1__0/O
                         net (fo=4, routed)           0.534   417.620    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_2
    SLICE_X41Y93         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[5][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[0][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.458ns  (logic 91.027ns (21.805%)  route 326.431ns (78.195%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.058   415.086    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124   415.210 r  tl/datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.534   415.744    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_1
    SLICE_X39Y94         LDCE (SetClr_ldce_CLR_Q)     0.885   416.629 f  tl/datapath_inst/core_register/r_reg_reg[0][30]_LDC/Q
                         net (fo=1, routed)           0.493   417.122    tl/datapath_inst/core_register_n_225
    SLICE_X39Y94         LUT3 (Prop_lut3_I1_O)        0.124   417.246 r  tl/datapath_inst/r_reg[0][30]_C_i_1__0/O
                         net (fo=4, routed)           0.212   417.458    tl/datapath_inst/core_register/r_reg_reg[0][30]_C_2
    SLICE_X38Y94         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[0][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[1][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.406ns  (logic 91.027ns (21.808%)  route 326.379ns (78.192%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.390   414.417    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124   414.541 r  tl/datapath_inst/instruction_register/r_reg_reg[1][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.833   415.374    tl/datapath_inst/core_register/r_reg_reg[1][30]_C_1
    SLICE_X40Y96         LDCE (SetClr_ldce_CLR_Q)     0.885   416.259 f  tl/datapath_inst/core_register/r_reg_reg[1][30]_LDC/Q
                         net (fo=1, routed)           0.510   416.769    tl/datapath_inst/core_register_n_1
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.124   416.893 r  tl/datapath_inst/r_reg[1][30]_C_i_1__0/O
                         net (fo=4, routed)           0.513   417.406    tl/datapath_inst/core_register/r_reg_reg[1][30]_C_2
    SLICE_X39Y96         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[1][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[6][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.391ns  (logic 91.027ns (21.809%)  route 326.364ns (78.191%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.078   414.105    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124   414.229 r  tl/datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.563   414.793    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_1
    SLICE_X39Y91         LDCE (SetClr_ldce_CLR_Q)     0.885   415.678 f  tl/datapath_inst/core_register/r_reg_reg[6][30]_LDC/Q
                         net (fo=1, routed)           1.093   416.771    tl/datapath_inst/core_register_n_65
    SLICE_X40Y91         LUT3 (Prop_lut3_I1_O)        0.124   416.895 r  tl/datapath_inst/r_reg[6][30]_C_i_1__0/O
                         net (fo=4, routed)           0.496   417.391    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_2
    SLICE_X40Y92         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[6][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[2][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.380ns  (logic 91.027ns (21.809%)  route 326.353ns (78.191%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.717   414.745    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124   414.869 r  tl/datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.397   415.265    tl/datapath_inst/core_register/r_reg_reg[2][30]_C_1
    SLICE_X41Y91         LDCE (SetClr_ldce_CLR_Q)     0.885   416.150 f  tl/datapath_inst/core_register/r_reg_reg[2][30]_LDC/Q
                         net (fo=1, routed)           0.404   416.555    tl/datapath_inst/core_register_n_193
    SLICE_X41Y91         LUT3 (Prop_lut3_I1_O)        0.124   416.679 r  tl/datapath_inst/r_reg[2][30]_C_i_1__0/O
                         net (fo=4, routed)           0.701   417.380    tl/datapath_inst/core_register/r_reg_reg[2][30]_C_2
    SLICE_X41Y92         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[2][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/instruction_register/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[6][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        417.254ns  (logic 91.027ns (21.816%)  route 326.227ns (78.184%))
  Logic Levels:           325  (CARRY4=69 FDCE=1 LDCE=33 LUT3=54 LUT4=4 LUT5=67 LUT6=97)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE                         0.000     0.000 r  tl/datapath_inst/instruction_register/r_data_reg[4]/C
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.628     0.628 f  tl/datapath_inst/instruction_register/r_data_reg[4]/Q
                         net (fo=18, routed)          1.692     2.320    tl/datapath_inst/instruction_register/Q[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tl/datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_3/O
                         net (fo=598, routed)         5.306     7.750    tl/datapath_inst/instruction_register/w_addr1_mux[1]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  tl/datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_2__0/O
                         net (fo=2, routed)           1.500     9.374    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_1
    SLICE_X41Y8          LDCE (SetClr_ldce_CLR_Q)     0.885    10.259 f  tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.493    10.753    tl/datapath_inst/core_register_n_150
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    10.877 r  tl/datapath_inst/r_reg[4][9]_C_i_1__0/O
                         net (fo=4, routed)           1.768    12.644    tl/datapath_inst/core_register/r_reg_reg[4][9]_C_2
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  tl/datapath_inst/core_register/i__carry__1_i_19/O
                         net (fo=1, routed)           0.171    12.939    tl/datapath_inst/instruction_register/i__carry__1_i_28_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.063 r  tl/datapath_inst/instruction_register/i__carry__1_i_11/O
                         net (fo=3, routed)           1.952    15.015    tl/datapath_inst/instruction_register/r_data_reg[6]_10
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  tl/datapath_inst/instruction_register/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.139    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[1]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.782 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.033    16.815    tl/control_unit_inst/data1[11]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.307    17.122 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_3/O
                         net (fo=16, routed)          2.650    19.771    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.895 r  tl/datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.701    20.597    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_1
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.885    21.482 f  tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q
                         net (fo=1, routed)           0.670    22.152    tl/datapath_inst/core_register_n_52
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.124    22.276 r  tl/datapath_inst/r_reg[7][11]_C_i_1__0/O
                         net (fo=4, routed)           2.163    24.438    tl/datapath_inst/core_register/r_reg_reg[7][11]_C_2
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  tl/datapath_inst/core_register/i__carry__1_i_15/O
                         net (fo=1, routed)           0.669    25.232    tl/datapath_inst/instruction_register/i__carry__1_i_26_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.356 r  tl/datapath_inst/instruction_register/i__carry__1_i_9/O
                         net (fo=3, routed)           1.451    26.807    tl/datapath_inst/instruction_register/r_data_reg[6]_12
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    26.931 r  tl/datapath_inst/instruction_register/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    26.931    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.307 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.307    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.622 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.658    28.280    tl/control_unit_inst/data1[15]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.307    28.587 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_3/O
                         net (fo=16, routed)          3.973    32.560    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.684 r  tl/datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.950    33.634    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_1
    SLICE_X41Y14         LDCE (SetClr_ldce_CLR_Q)     0.885    34.519 f  tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q
                         net (fo=1, routed)           0.806    35.325    tl/datapath_inst/core_register_n_176
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.124    35.449 r  tl/datapath_inst/r_reg[3][15]_C_i_1__0/O
                         net (fo=4, routed)           1.925    37.373    tl/datapath_inst/core_register/r_reg_reg[3][15]_C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    37.497 r  tl/datapath_inst/core_register/i__carry__2_i_14/O
                         net (fo=1, routed)           0.559    38.057    tl/datapath_inst/instruction_register/i__carry__2_i_26
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124    38.181 r  tl/datapath_inst/instruction_register/i__carry__2_i_9/O
                         net (fo=3, routed)           2.053    40.233    tl/datapath_inst/instruction_register/r_data_reg[6]_16
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124    40.357 r  tl/datapath_inst/instruction_register/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.357    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.733 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.733    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.048 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.658    41.707    tl/control_unit_inst/data1[19]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.307    42.014 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_3/O
                         net (fo=16, routed)          3.041    45.054    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    45.178 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2__0/O
                         net (fo=2, routed)           0.571    45.749    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X41Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    46.634 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.670    47.304    tl/datapath_inst/core_register_n_108
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.124    47.428 r  tl/datapath_inst/r_reg[5][19]_C_i_1__0/O
                         net (fo=4, routed)           2.445    49.873    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    49.997 r  tl/datapath_inst/core_register/i__carry__3_i_15/O
                         net (fo=1, routed)           0.802    50.799    tl/datapath_inst/instruction_register/i__carry__3_i_26_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.923 r  tl/datapath_inst/instruction_register/i__carry__3_i_9/O
                         net (fo=3, routed)           0.989    51.912    tl/datapath_inst/instruction_register/r_data_reg[6]_20
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124    52.036 r  tl/datapath_inst/instruction_register/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    52.036    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.412 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.412    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.727 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.859    53.585    tl/control_unit_inst/data1[23]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.307    53.892 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_3/O
                         net (fo=16, routed)          2.764    56.656    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    56.780 r  tl/datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_2__0/O
                         net (fo=2, routed)           0.365    57.145    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_1
    SLICE_X40Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    58.030 f  tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q
                         net (fo=1, routed)           0.269    58.298    tl/datapath_inst/core_register_n_136
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    58.422 r  tl/datapath_inst/r_reg[4][23]_C_i_1__0/O
                         net (fo=4, routed)           2.288    60.710    tl/datapath_inst/core_register/r_reg_reg[4][23]_C_2
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124    60.834 r  tl/datapath_inst/core_register/i__carry__4_i_15/O
                         net (fo=1, routed)           0.878    61.713    tl/datapath_inst/instruction_register/i__carry__4_i_26_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    61.837 r  tl/datapath_inst/instruction_register/i__carry__4_i_9/O
                         net (fo=3, routed)           0.667    62.504    tl/datapath_inst/instruction_register/r_data_reg[6]_24
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.124    62.628 r  tl/datapath_inst/instruction_register/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    62.628    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.004 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.004    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    63.319 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.417    63.736    tl/control_unit_inst/data1[27]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.307    64.043 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_3/O
                         net (fo=16, routed)          2.296    66.339    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    66.463 r  tl/datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_2__0/O
                         net (fo=2, routed)           2.007    68.470    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_1
    SLICE_X39Y6          LDCE (SetClr_ldce_CLR_Q)     0.885    69.355 f  tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q
                         net (fo=1, routed)           0.403    69.758    tl/datapath_inst/core_register_n_132
    SLICE_X39Y7          LUT3 (Prop_lut3_I1_O)        0.124    69.882 r  tl/datapath_inst/r_reg[4][27]_C_i_1__0/O
                         net (fo=4, routed)           3.126    73.009    tl/datapath_inst/core_register/r_reg_reg[4][27]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124    73.133 r  tl/datapath_inst/core_register/i__carry__5_i_15/O
                         net (fo=1, routed)           0.712    73.845    tl/datapath_inst/instruction_register/i__carry__5_i_26_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124    73.969 r  tl/datapath_inst/instruction_register/i__carry__5_i_9/O
                         net (fo=3, routed)           0.959    74.928    tl/datapath_inst/instruction_register/r_data_reg[6]_28
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.124    75.052 r  tl/datapath_inst/instruction_register/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    75.052    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.428 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.428    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    75.743 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.658    76.402    tl/control_unit_inst/data1[31]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.307    76.709 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_5/O
                         net (fo=16, routed)          1.510    78.219    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124    78.343 r  tl/datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_2__0/O
                         net (fo=2, routed)           0.624    78.967    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_1
    SLICE_X37Y96         LDCE (SetClr_ldce_CLR_Q)     0.885    79.852 f  tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q
                         net (fo=1, routed)           0.493    80.345    tl/datapath_inst/core_register_n_192
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124    80.469 r  tl/datapath_inst/r_reg[2][31]_C_i_1__0/O
                         net (fo=4, routed)           1.132    81.601    tl/datapath_inst/core_register/r_reg_reg[2][31]_C_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    81.725 r  tl/datapath_inst/core_register/i__carry__6_i_14/O
                         net (fo=1, routed)           0.954    82.678    tl/datapath_inst/instruction_register/i__carry__6_i_26
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    82.802 r  tl/datapath_inst/instruction_register/i__carry__6_i_9/O
                         net (fo=3, routed)           0.940    83.743    tl/datapath_inst/alu_inst/i__carry__6_i_13_2
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124    83.867 r  tl/datapath_inst/alu_inst/i__carry__6_i_26/O
                         net (fo=1, routed)           0.000    83.867    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[3]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.243 r  tl/datapath_inst/core_register/i__carry__6_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.243    tl/datapath_inst/core_register/i__carry__6_i_13_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.497 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.158    85.655    tl/control_unit_inst/data0[32]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.367    86.022 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.703    86.725    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898    87.623 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           1.235    88.857    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124    88.981 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.981    tl/datapath_inst/alu_inst/S[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    89.233 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.745    89.978    tl/control_unit_inst/data1[0]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.295    90.273 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4/O
                         net (fo=1, routed)           0.897    91.170    tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124    91.294 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          3.624    94.918    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    95.042 r  tl/datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_2__0/O
                         net (fo=2, routed)           1.147    96.189    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_1
    SLICE_X42Y7          LDCE (SetClr_ldce_CLR_Q)     0.898    97.087 f  tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q
                         net (fo=1, routed)           0.521    97.608    tl/datapath_inst/core_register_n_127
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.124    97.732 r  tl/datapath_inst/r_reg[5][0]_C_i_1__0/O
                         net (fo=4, routed)           2.282   100.014    tl/datapath_inst/core_register/r_reg_reg[5][0]_C_2
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124   100.138 r  tl/datapath_inst/core_register/i__carry_i_30/O
                         net (fo=1, routed)           0.642   100.780    tl/datapath_inst/instruction_register/i__carry_i_22_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   100.904 r  tl/datapath_inst/instruction_register/i__carry_i_14/O
                         net (fo=2, routed)           1.896   102.800    tl/datapath_inst/alu_inst/i__carry_i_10_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   102.924 r  tl/datapath_inst/alu_inst/i__carry_i_22/O
                         net (fo=1, routed)           0.000   102.924    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   103.176 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.445   103.620    tl/datapath_inst/instruction_register/data0[0]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.295   103.915 r  tl/datapath_inst/instruction_register/i__carry_i_1/O
                         net (fo=1, routed)           0.526   104.441    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_4
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630   105.071 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.308   105.379    tl/control_unit_inst/data1[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.306   105.685 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4/O
                         net (fo=1, routed)           0.667   106.352    tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124   106.476 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          4.076   110.552    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124   110.676 r  tl/datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.913   111.588    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_1
    SLICE_X43Y19         LDCE (SetClr_ldce_CLR_Q)     0.885   112.473 f  tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q
                         net (fo=1, routed)           0.798   113.272    tl/datapath_inst/core_register_n_94
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124   113.396 r  tl/datapath_inst/r_reg[6][1]_C_i_1__0/O
                         net (fo=4, routed)           1.149   114.545    tl/datapath_inst/core_register/r_reg_reg[6][1]_C_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124   114.669 r  tl/datapath_inst/core_register/i__carry_i_28/O
                         net (fo=1, routed)           1.025   115.694    tl/datapath_inst/instruction_register/i__carry_i_21_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124   115.818 r  tl/datapath_inst/instruction_register/i__carry_i_13/O
                         net (fo=3, routed)           1.685   117.503    tl/datapath_inst/alu_inst/i__carry_i_10_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   117.627 r  tl/datapath_inst/alu_inst/i__carry_i_21/O
                         net (fo=1, routed)           0.000   117.627    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[1]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   117.857 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.326   118.182    tl/datapath_inst/instruction_register/data0[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.306   118.488 r  tl/datapath_inst/instruction_register/i__carry_i_8/O
                         net (fo=1, routed)           0.000   118.488    tl/datapath_inst/alu_inst/S[1]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   119.066 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598   119.664    tl/control_unit_inst/data1[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   119.965 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4/O
                         net (fo=1, routed)           1.348   121.313    tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   121.437 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          2.714   124.151    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124   124.275 r  tl/datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.638   124.912    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_1
    SLICE_X40Y48         LDCE (SetClr_ldce_CLR_Q)     0.885   125.797 f  tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q
                         net (fo=1, routed)           0.265   126.062    tl/datapath_inst/core_register_n_189
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124   126.186 r  tl/datapath_inst/r_reg[3][2]_C_i_1__0/O
                         net (fo=4, routed)           1.873   128.059    tl/datapath_inst/core_register/r_reg_reg[3][2]_C_2
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124   128.183 r  tl/datapath_inst/core_register/i__carry_i_25/O
                         net (fo=1, routed)           1.031   129.214    tl/datapath_inst/instruction_register/i__carry_i_20
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124   129.338 r  tl/datapath_inst/instruction_register/i__carry_i_12/O
                         net (fo=3, routed)           1.532   130.870    tl/datapath_inst/alu_inst/i__carry_i_10_2
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124   130.994 r  tl/datapath_inst/alu_inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000   130.994    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   131.244 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[2]
                         net (fo=2, routed)           0.988   132.232    tl/datapath_inst/instruction_register/data0[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.301   132.533 r  tl/datapath_inst/instruction_register/i__carry_i_7/O
                         net (fo=1, routed)           0.000   132.533    tl/datapath_inst/alu_inst/S[2]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   132.885 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.798   133.683    tl/control_unit_inst/data1[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.307   133.990 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4/O
                         net (fo=1, routed)           0.546   134.536    tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124   134.660 f  tl/control_unit_inst/r_reg_reg[1][3]_LDC_i_3/O
                         net (fo=16, routed)          2.377   137.037    tl/datapath_inst/instruction_register/r_rgf[3]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124   137.161 r  tl/datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.916   138.078    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_1
    SLICE_X38Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   138.976 f  tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q
                         net (fo=1, routed)           0.796   139.772    tl/datapath_inst/core_register_n_188
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124   139.896 r  tl/datapath_inst/r_reg[3][3]_C_i_1__0/O
                         net (fo=4, routed)           2.178   142.073    tl/datapath_inst/core_register/r_reg_reg[3][3]_C_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.197 r  tl/datapath_inst/core_register/i__carry_i_23/O
                         net (fo=1, routed)           1.006   143.203    tl/datapath_inst/instruction_register/i__carry_i_19
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124   143.327 r  tl/datapath_inst/instruction_register/i__carry_i_11/O
                         net (fo=3, routed)           1.243   144.570    tl/datapath_inst/alu_inst/i__carry_i_10_3
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.124   144.694 r  tl/datapath_inst/alu_inst/i__carry_i_19/O
                         net (fo=1, routed)           0.000   144.694    tl/datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_4_0[3]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   144.949 r  tl/datapath_inst/instruction_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.849   145.799    tl/datapath_inst/instruction_register/data0[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.307   146.106 r  tl/datapath_inst/instruction_register/i__carry_i_6/O
                         net (fo=1, routed)           0.000   146.106    tl/datapath_inst/alu_inst/S[3]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   146.482 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   146.482    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.701 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.808   147.509    tl/control_unit_inst/data1[4]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.295   147.804 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4/O
                         net (fo=1, routed)           0.667   148.471    tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124   148.595 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          2.919   151.514    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124   151.638 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2__0/O
                         net (fo=2, routed)           1.319   152.957    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X36Y8          LDCE (SetClr_ldce_CLR_Q)     0.885   153.842 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.510   154.351    tl/datapath_inst/core_register_n_187
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.124   154.475 r  tl/datapath_inst/r_reg[3][4]_C_i_1__0/O
                         net (fo=4, routed)           1.669   156.144    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124   156.268 r  tl/datapath_inst/core_register/i__carry__0_i_20/O
                         net (fo=1, routed)           0.662   156.930    tl/datapath_inst/instruction_register/i__carry__0_i_29
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   157.054 r  tl/datapath_inst/instruction_register/i__carry__0_i_12/O
                         net (fo=3, routed)           1.998   159.051    tl/datapath_inst/alu_inst/i__carry__0_i_13
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   159.175 r  tl/datapath_inst/alu_inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000   159.175    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   159.427 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.844   160.272    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.295   160.567 r  tl/datapath_inst/instruction_register/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   160.567    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[0]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   160.994 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.044   162.038    tl/control_unit_inst/data1[5]
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.306   162.344 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          3.285   165.629    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124   165.753 r  tl/datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_2__0/O
                         net (fo=2, routed)           1.035   166.788    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_1
    SLICE_X43Y14         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q
                         net (fo=1, routed)           0.962   168.635    tl/datapath_inst/core_register_n_250
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.759 r  tl/datapath_inst/r_reg[0][5]_C_i_1__0/O
                         net (fo=4, routed)           1.536   170.295    tl/datapath_inst/core_register/r_reg_reg[0][5]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124   170.419 r  tl/datapath_inst/core_register/i__carry__0_i_18/O
                         net (fo=1, routed)           1.266   171.685    tl/datapath_inst/instruction_register/i__carry__0_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   171.809 r  tl/datapath_inst/instruction_register/i__carry__0_i_11/O
                         net (fo=3, routed)           1.839   173.648    tl/datapath_inst/alu_inst/i__carry__0_i_13_0
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   173.772 r  tl/datapath_inst/alu_inst/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000   173.772    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[1]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   174.002 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[1]
                         net (fo=2, routed)           0.888   174.889    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[1]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.306   175.195 r  tl/datapath_inst/instruction_register/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000   175.195    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[1]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   175.773 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818   176.591    tl/control_unit_inst/data1[6]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.301   176.892 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4/O
                         net (fo=1, routed)           0.963   177.855    tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124   177.979 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          3.038   181.017    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   181.141 r  tl/datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2__0/O
                         net (fo=2, routed)           0.489   181.630    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_1
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885   182.515 f  tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q
                         net (fo=1, routed)           0.403   182.918    tl/datapath_inst/core_register_n_25
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124   183.042 r  tl/datapath_inst/r_reg[1][6]_C_i_1__0/O
                         net (fo=4, routed)           1.771   184.814    tl/datapath_inst/core_register/r_reg_reg[1][6]_C_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124   184.938 r  tl/datapath_inst/core_register/i__carry__0_i_16/O
                         net (fo=1, routed)           0.689   185.627    tl/datapath_inst/instruction_register/i__carry__0_i_27
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.124   185.751 r  tl/datapath_inst/instruction_register/i__carry__0_i_10/O
                         net (fo=3, routed)           0.876   186.627    tl/datapath_inst/alu_inst/i__carry__0_i_13_1
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   186.751 r  tl/datapath_inst/alu_inst/i__carry__0_i_27/O
                         net (fo=1, routed)           0.000   186.751    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[2]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   187.001 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           1.008   188.009    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[2]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.301   188.310 r  tl/datapath_inst/instruction_register/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   188.310    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[2]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   188.662 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303   188.965    tl/control_unit_inst/data1[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.307   189.272 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4/O
                         net (fo=1, routed)           0.948   190.221    tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124   190.345 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_3/O
                         net (fo=16, routed)          2.891   193.235    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124   193.359 r  tl/datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2__0/O
                         net (fo=2, routed)           1.321   194.681    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_1
    SLICE_X42Y11         LDCE (SetClr_ldce_CLR_Q)     0.898   195.579 f  tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q
                         net (fo=1, routed)           0.521   196.100    tl/datapath_inst/core_register_n_88
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.124   196.224 r  tl/datapath_inst/r_reg[6][7]_C_i_1__0/O
                         net (fo=4, routed)           1.772   197.996    tl/datapath_inst/core_register/r_reg_reg[6][7]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124   198.120 r  tl/datapath_inst/core_register/i__carry__0_i_15/O
                         net (fo=1, routed)           0.797   198.917    tl/datapath_inst/instruction_register/i__carry__0_i_26_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124   199.041 r  tl/datapath_inst/instruction_register/i__carry__0_i_9/O
                         net (fo=3, routed)           2.270   201.311    tl/datapath_inst/alu_inst/i__carry__0_i_13_2
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124   201.435 r  tl/datapath_inst/alu_inst/i__carry__0_i_26/O
                         net (fo=1, routed)           0.000   201.435    tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC_i_4[3]
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   201.690 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[3]
                         net (fo=2, routed)           0.834   202.524    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[3]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.307   202.831 r  tl/datapath_inst/instruction_register/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000   202.831    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_4_0[3]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   203.207 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   203.207    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.426 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.555   203.981    tl/control_unit_inst/data1[8]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.295   204.276 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          3.390   207.666    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124   207.790 r  tl/datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.993   208.783    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_1
    SLICE_X42Y14         LDCE (SetClr_ldce_CLR_Q)     0.898   209.681 f  tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q
                         net (fo=1, routed)           0.734   210.415    tl/datapath_inst/core_register_n_87
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124   210.539 r  tl/datapath_inst/r_reg[6][8]_C_i_1__0/O
                         net (fo=4, routed)           2.170   212.710    tl/datapath_inst/core_register/r_reg_reg[6][8]_C_2
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124   212.834 r  tl/datapath_inst/core_register/i__carry__1_i_21/O
                         net (fo=1, routed)           0.646   213.479    tl/datapath_inst/instruction_register/i__carry__1_i_29_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124   213.603 r  tl/datapath_inst/instruction_register/i__carry__1_i_12/O
                         net (fo=3, routed)           1.676   215.279    tl/datapath_inst/alu_inst/i__carry__1_i_13
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   215.403 r  tl/datapath_inst/alu_inst/i__carry__1_i_29/O
                         net (fo=1, routed)           0.000   215.403    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   215.655 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.829   216.484    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[4]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.295   216.779 r  tl/datapath_inst/instruction_register/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   216.779    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   217.323 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.832   218.155    tl/control_unit_inst/data1[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   218.456 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          2.569   221.025    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   221.149 r  tl/datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_2__0/O
                         net (fo=2, routed)           1.117   222.266    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_1
    SLICE_X36Y13         LDCE (SetClr_ldce_CLR_Q)     0.885   223.151 f  tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q
                         net (fo=1, routed)           0.510   223.660    tl/datapath_inst/core_register_n_181
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.124   223.784 r  tl/datapath_inst/r_reg[3][10]_C_i_1__0/O
                         net (fo=4, routed)           2.361   226.146    tl/datapath_inst/core_register/r_reg_reg[3][10]_C_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124   226.270 r  tl/datapath_inst/core_register/i__carry__1_i_16/O
                         net (fo=1, routed)           0.789   227.059    tl/datapath_inst/instruction_register/i__carry__1_i_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124   227.183 r  tl/datapath_inst/instruction_register/i__carry__1_i_10/O
                         net (fo=3, routed)           1.460   228.643    tl/datapath_inst/alu_inst/i__carry__1_i_13_1
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.124   228.767 r  tl/datapath_inst/alu_inst/i__carry__1_i_27/O
                         net (fo=1, routed)           0.000   228.767    tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC_i_3[2]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   229.147 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   229.147    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   229.366 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.620   229.987    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[8]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.295   230.282 r  tl/datapath_inst/instruction_register/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   230.282    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   230.534 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594   231.128    tl/control_unit_inst/data1[12]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.295   231.423 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          3.352   234.775    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   234.899 r  tl/datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_2__0/O
                         net (fo=2, routed)           1.215   236.114    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_1
    SLICE_X40Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   236.999 f  tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q
                         net (fo=1, routed)           0.803   237.801    tl/datapath_inst/core_register_n_51
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124   237.925 r  tl/datapath_inst/r_reg[7][12]_C_i_1__0/O
                         net (fo=4, routed)           2.038   239.964    tl/datapath_inst/core_register/r_reg_reg[7][12]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124   240.088 r  tl/datapath_inst/core_register/i__carry__2_i_21/O
                         net (fo=1, routed)           0.805   240.892    tl/datapath_inst/instruction_register/i__carry__2_i_29_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I4_O)        0.124   241.016 r  tl/datapath_inst/instruction_register/i__carry__2_i_12/O
                         net (fo=3, routed)           2.026   243.043    tl/datapath_inst/alu_inst/i__carry__2_i_13
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   243.167 r  tl/datapath_inst/alu_inst/i__carry__2_i_29/O
                         net (fo=1, routed)           0.000   243.167    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[0]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   243.594 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.608   244.201    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.306   244.507 r  tl/datapath_inst/instruction_register/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   244.507    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   244.737 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.579   245.316    tl/control_unit_inst/data1[13]
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.306   245.622 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          3.070   248.693    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124   248.817 r  tl/datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.399   249.216    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_1
    SLICE_X41Y32         LDCE (SetClr_ldce_CLR_Q)     0.885   250.101 f  tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q
                         net (fo=1, routed)           0.808   250.909    tl/datapath_inst/core_register_n_82
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124   251.033 r  tl/datapath_inst/r_reg[6][13]_C_i_1__0/O
                         net (fo=4, routed)           1.884   252.917    tl/datapath_inst/core_register/r_reg_reg[6][13]_C_2
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124   253.041 r  tl/datapath_inst/core_register/i__carry__2_i_19/O
                         net (fo=1, routed)           0.597   253.638    tl/datapath_inst/instruction_register/i__carry__2_i_28_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124   253.762 r  tl/datapath_inst/instruction_register/i__carry__2_i_11/O
                         net (fo=3, routed)           1.606   255.368    tl/datapath_inst/alu_inst/i__carry__2_i_13_0
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   255.492 r  tl/datapath_inst/alu_inst/i__carry__2_i_28/O
                         net (fo=1, routed)           0.000   255.492    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   256.070 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.463   256.534    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[10]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.301   256.835 r  tl/datapath_inst/instruction_register/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   256.835    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   257.085 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.190   258.274    tl/control_unit_inst/data1[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.301   258.575 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          2.724   261.299    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.124   261.423 r  tl/datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_2__0/O
                         net (fo=2, routed)           0.880   262.303    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_1
    SLICE_X40Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   263.188 f  tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q
                         net (fo=1, routed)           0.651   263.839    tl/datapath_inst/core_register_n_145
    SLICE_X40Y15         LUT3 (Prop_lut3_I1_O)        0.124   263.963 r  tl/datapath_inst/r_reg[4][14]_C_i_1__0/O
                         net (fo=4, routed)           2.188   266.151    tl/datapath_inst/core_register/r_reg_reg[4][14]_C_2
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124   266.275 r  tl/datapath_inst/core_register/i__carry__2_i_17/O
                         net (fo=1, routed)           0.161   266.436    tl/datapath_inst/instruction_register/i__carry__2_i_27_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124   266.560 r  tl/datapath_inst/instruction_register/i__carry__2_i_10/O
                         net (fo=3, routed)           1.757   268.316    tl/datapath_inst/alu_inst/i__carry__2_i_13_1
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124   268.440 r  tl/datapath_inst/alu_inst/i__carry__2_i_27/O
                         net (fo=1, routed)           0.000   268.440    tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC_i_3[2]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   268.820 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   268.820    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   269.039 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.826   269.866    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[12]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.295   270.161 r  tl/datapath_inst/instruction_register/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   270.161    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   270.413 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.969   271.382    tl/control_unit_inst/data1[16]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.295   271.677 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          3.895   275.572    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124   275.696 r  tl/datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_2__0/O
                         net (fo=2, routed)           1.184   276.881    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_1
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   277.766 f  tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q
                         net (fo=1, routed)           0.806   278.572    tl/datapath_inst/core_register_n_47
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124   278.696 r  tl/datapath_inst/r_reg[7][16]_C_i_1__0/O
                         net (fo=4, routed)           3.180   281.876    tl/datapath_inst/core_register/r_reg_reg[7][16]_C_2
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124   282.000 r  tl/datapath_inst/core_register/i__carry__3_i_21/O
                         net (fo=1, routed)           0.789   282.790    tl/datapath_inst/instruction_register/i__carry__3_i_29_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124   282.914 r  tl/datapath_inst/instruction_register/i__carry__3_i_12/O
                         net (fo=3, routed)           1.218   284.132    tl/datapath_inst/alu_inst/i__carry__3_i_13
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   284.256 r  tl/datapath_inst/alu_inst/i__carry__3_i_29/O
                         net (fo=1, routed)           0.000   284.256    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   284.683 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.823   285.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[13]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.306   285.812 r  tl/datapath_inst/instruction_register/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   285.812    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   286.042 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.801   286.843    tl/control_unit_inst/data1[17]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.306   287.149 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          3.876   291.025    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   291.149 r  tl/datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_2__0/O
                         net (fo=2, routed)           1.519   292.668    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_1
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   293.553 f  tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q
                         net (fo=1, routed)           0.732   294.286    tl/datapath_inst/core_register_n_238
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.124   294.410 r  tl/datapath_inst/r_reg[0][17]_C_i_1__0/O
                         net (fo=4, routed)           1.306   295.715    tl/datapath_inst/core_register/r_reg_reg[0][17]_C_2
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124   295.839 r  tl/datapath_inst/core_register/i__carry__3_i_18/O
                         net (fo=1, routed)           0.797   296.637    tl/datapath_inst/instruction_register/i__carry__3_i_28
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124   296.761 r  tl/datapath_inst/instruction_register/i__carry__3_i_11/O
                         net (fo=3, routed)           1.889   298.649    tl/datapath_inst/alu_inst/i__carry__3_i_13_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   298.773 r  tl/datapath_inst/alu_inst/i__carry__3_i_28/O
                         net (fo=1, routed)           0.000   298.773    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   299.351 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           1.155   300.506    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[14]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.301   300.807 r  tl/datapath_inst/instruction_register/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   300.807    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   301.057 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.496   301.554    tl/control_unit_inst/data1[18]
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.301   301.855 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.232   305.086    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124   305.210 r  tl/datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.754   305.964    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_1
    SLICE_X40Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   306.849 f  tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q
                         net (fo=1, routed)           0.941   307.789    tl/datapath_inst/core_register_n_109
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.124   307.913 r  tl/datapath_inst/r_reg[5][18]_C_i_1__0/O
                         net (fo=4, routed)           2.226   310.139    tl/datapath_inst/core_register/r_reg_reg[5][18]_C_2
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.124   310.263 r  tl/datapath_inst/core_register/i__carry__3_i_17/O
                         net (fo=1, routed)           0.802   311.065    tl/datapath_inst/instruction_register/i__carry__3_i_27_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124   311.189 r  tl/datapath_inst/instruction_register/i__carry__3_i_10/O
                         net (fo=3, routed)           0.850   312.039    tl/datapath_inst/alu_inst/i__carry__3_i_13_1
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.124   312.163 r  tl/datapath_inst/alu_inst/i__carry__3_i_27/O
                         net (fo=1, routed)           0.000   312.163    tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC_i_3[2]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   312.543 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   312.543    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   312.762 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.611   313.374    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[16]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.295   313.669 r  tl/datapath_inst/instruction_register/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   313.669    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   313.921 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.859   314.780    tl/control_unit_inst/data1[20]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.295   315.075 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          3.540   318.615    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X39Y26         LUT6 (Prop_lut6_I3_O)        0.124   318.739 r  tl/datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.466   320.206    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_1
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885   321.091 f  tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q
                         net (fo=1, routed)           0.493   321.584    tl/datapath_inst/core_register_n_75
    SLICE_X41Y16         LUT3 (Prop_lut3_I1_O)        0.124   321.708 r  tl/datapath_inst/r_reg[6][20]_C_i_1__0/O
                         net (fo=4, routed)           2.878   324.586    tl/datapath_inst/core_register/r_reg_reg[6][20]_C_2
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124   324.710 r  tl/datapath_inst/core_register/i__carry__4_i_21/O
                         net (fo=1, routed)           0.286   324.996    tl/datapath_inst/instruction_register/i__carry__4_i_29_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124   325.120 r  tl/datapath_inst/instruction_register/i__carry__4_i_12/O
                         net (fo=3, routed)           0.729   325.849    tl/datapath_inst/alu_inst/i__carry__4_i_13
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   325.973 r  tl/datapath_inst/alu_inst/i__carry__4_i_29/O
                         net (fo=1, routed)           0.000   325.973    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[0]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   326.400 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.613   327.013    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[17]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.306   327.319 r  tl/datapath_inst/instruction_register/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   327.319    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   327.549 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.308   327.857    tl/control_unit_inst/data1[21]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.306   328.163 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          4.217   332.379    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124   332.503 r  tl/datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_2__0/O
                         net (fo=2, routed)           1.123   333.626    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_1
    SLICE_X36Y10         LDCE (SetClr_ldce_CLR_Q)     0.885   334.511 f  tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q
                         net (fo=1, routed)           0.510   335.021    tl/datapath_inst/core_register_n_170
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   335.145 r  tl/datapath_inst/r_reg[3][21]_C_i_1__0/O
                         net (fo=4, routed)           1.442   336.587    tl/datapath_inst/core_register/r_reg_reg[3][21]_C_2
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124   336.711 r  tl/datapath_inst/core_register/i__carry__4_i_18/O
                         net (fo=1, routed)           0.941   337.652    tl/datapath_inst/instruction_register/i__carry__4_i_28
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124   337.776 r  tl/datapath_inst/instruction_register/i__carry__4_i_11/O
                         net (fo=3, routed)           2.190   339.966    tl/datapath_inst/alu_inst/i__carry__4_i_13_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   340.090 r  tl/datapath_inst/alu_inst/i__carry__4_i_28/O
                         net (fo=1, routed)           0.000   340.090    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   340.668 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.992   341.660    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[18]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.301   341.961 r  tl/datapath_inst/instruction_register/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   341.961    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   342.211 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.808   343.019    tl/control_unit_inst/data1[22]
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.301   343.320 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.468   345.788    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124   345.912 r  tl/datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897   346.810    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_1
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898   347.708 f  tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q
                         net (fo=1, routed)           0.859   348.567    tl/datapath_inst/core_register_n_233
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124   348.691 r  tl/datapath_inst/r_reg[0][22]_C_i_1__0/O
                         net (fo=4, routed)           2.184   350.875    tl/datapath_inst/core_register/r_reg_reg[0][22]_C_2
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124   350.999 r  tl/datapath_inst/core_register/i__carry__4_i_16/O
                         net (fo=1, routed)           0.689   351.688    tl/datapath_inst/instruction_register/i__carry__4_i_27
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124   351.812 r  tl/datapath_inst/instruction_register/i__carry__4_i_10/O
                         net (fo=3, routed)           0.595   352.407    tl/datapath_inst/alu_inst/i__carry__4_i_13_1
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124   352.531 r  tl/datapath_inst/alu_inst/i__carry__4_i_27/O
                         net (fo=1, routed)           0.000   352.531    tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC_i_3[2]
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   352.911 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   352.911    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   353.130 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.846   353.976    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[20]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.295   354.271 r  tl/datapath_inst/instruction_register/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   354.271    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   354.523 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.808   355.331    tl/control_unit_inst/data1[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.295   355.626 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          2.592   358.219    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124   358.343 r  tl/datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.632   358.974    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_1
    SLICE_X34Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   359.872 f  tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q
                         net (fo=1, routed)           0.666   360.538    tl/datapath_inst/core_register_n_71
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.124   360.662 r  tl/datapath_inst/r_reg[6][24]_C_i_1__0/O
                         net (fo=4, routed)           2.226   362.888    tl/datapath_inst/core_register/r_reg_reg[6][24]_C_2
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124   363.012 r  tl/datapath_inst/core_register/i__carry__5_i_21/O
                         net (fo=1, routed)           0.154   363.166    tl/datapath_inst/instruction_register/i__carry__5_i_29_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.124   363.290 r  tl/datapath_inst/instruction_register/i__carry__5_i_12/O
                         net (fo=3, routed)           1.176   364.467    tl/datapath_inst/alu_inst/i__carry__5_i_13
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   364.591 r  tl/datapath_inst/alu_inst/i__carry__5_i_29/O
                         net (fo=1, routed)           0.000   364.591    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   365.018 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[1]
                         net (fo=2, routed)           0.608   365.625    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[21]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.306   365.931 r  tl/datapath_inst/instruction_register/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000   365.931    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[1]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   366.161 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.849   367.010    tl/control_unit_inst/data1[25]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.306   367.316 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          2.562   369.878    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124   370.002 r  tl/datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.588   370.591    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   371.489 f  tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q
                         net (fo=1, routed)           0.810   372.299    tl/datapath_inst/core_register_n_102
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.124   372.423 r  tl/datapath_inst/r_reg[5][25]_C_i_1__0/O
                         net (fo=4, routed)           1.522   373.945    tl/datapath_inst/core_register/r_reg_reg[5][25]_C_2
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124   374.069 r  tl/datapath_inst/core_register/i__carry__5_i_19/O
                         net (fo=1, routed)           0.466   374.534    tl/datapath_inst/instruction_register/i__carry__5_i_28_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124   374.658 r  tl/datapath_inst/instruction_register/i__carry__5_i_11/O
                         net (fo=3, routed)           1.043   375.701    tl/datapath_inst/alu_inst/i__carry__5_i_13_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   375.825 r  tl/datapath_inst/alu_inst/i__carry__5_i_28/O
                         net (fo=1, routed)           0.000   375.825    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   376.403 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           1.007   377.410    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[22]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.301   377.711 r  tl/datapath_inst/instruction_register/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   377.711    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   377.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.501   378.462    tl/control_unit_inst/data1[26]
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.301   378.763 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          1.637   380.400    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124   380.524 r  tl/datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_2__0/O
                         net (fo=2, routed)           0.823   381.347    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_1
    SLICE_X43Y93         LDCE (SetClr_ldce_CLR_Q)     0.885   382.232 f  tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q
                         net (fo=1, routed)           0.493   382.725    tl/datapath_inst/core_register_n_69
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.124   382.849 r  tl/datapath_inst/r_reg[6][26]_C_i_1__0/O
                         net (fo=4, routed)           1.152   384.001    tl/datapath_inst/core_register/r_reg_reg[6][26]_C_2
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124   384.125 r  tl/datapath_inst/core_register/i__carry__5_i_17/O
                         net (fo=1, routed)           0.581   384.706    tl/datapath_inst/instruction_register/i__carry__5_i_27_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124   384.830 r  tl/datapath_inst/instruction_register/i__carry__5_i_10/O
                         net (fo=3, routed)           1.188   386.018    tl/datapath_inst/alu_inst/i__carry__5_i_13_1
    SLICE_X32Y82         LUT3 (Prop_lut3_I2_O)        0.124   386.142 r  tl/datapath_inst/alu_inst/i__carry__5_i_27/O
                         net (fo=1, routed)           0.000   386.142    tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC_i_3[2]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   386.522 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   386.522    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   386.741 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[0]
                         net (fo=2, routed)           0.844   387.585    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[24]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.295   387.880 r  tl/datapath_inst/instruction_register/i__carry__6_i_8/O
                         net (fo=1, routed)           0.000   387.880    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   388.132 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.808   388.941    tl/control_unit_inst/data1[28]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.295   389.236 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          3.102   392.337    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124   392.461 r  tl/datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.901   393.362    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_1
    SLICE_X32Y38         LDCE (SetClr_ldce_CLR_Q)     0.898   394.260 f  tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q
                         net (fo=1, routed)           0.796   395.056    tl/datapath_inst/core_register_n_131
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124   395.180 r  tl/datapath_inst/r_reg[4][28]_C_i_1__0/O
                         net (fo=4, routed)           2.121   397.301    tl/datapath_inst/core_register/r_reg_reg[4][28]_C_2
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124   397.425 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.998   398.423    tl/datapath_inst/instruction_register/i__carry__6_i_29_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124   398.547 r  tl/datapath_inst/instruction_register/i__carry__6_i_12/O
                         net (fo=3, routed)           0.617   399.164    tl/datapath_inst/alu_inst/i__carry__6_i_13
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   399.288 r  tl/datapath_inst/alu_inst/i__carry__6_i_29/O
                         net (fo=1, routed)           0.000   399.288    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   399.715 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[1]
                         net (fo=2, routed)           0.614   400.330    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[25]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.306   400.636 r  tl/datapath_inst/instruction_register/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   400.636    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   400.866 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.944   401.810    tl/control_unit_inst/data1[29]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.306   402.116 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.634   403.751    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124   403.875 r  tl/datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_2__0/O
                         net (fo=2, routed)           1.103   404.978    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_1
    SLICE_X36Y54         LDCE (SetClr_ldce_CLR_Q)     0.885   405.863 f  tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q
                         net (fo=1, routed)           0.872   406.735    tl/datapath_inst/core_register_n_194
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124   406.859 r  tl/datapath_inst/r_reg[2][29]_C_i_1__0/O
                         net (fo=4, routed)           1.789   408.648    tl/datapath_inst/core_register/r_reg_reg[2][29]_C_2
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124   408.772 r  tl/datapath_inst/core_register/i__carry__6_i_18/O
                         net (fo=1, routed)           0.657   409.429    tl/datapath_inst/instruction_register/i__carry__6_i_28
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.124   409.553 r  tl/datapath_inst/instruction_register/i__carry__6_i_11/O
                         net (fo=3, routed)           0.438   409.991    tl/datapath_inst/alu_inst/i__carry__6_i_13_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124   410.115 r  tl/datapath_inst/alu_inst/i__carry__6_i_28/O
                         net (fo=1, routed)           0.000   410.115    tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   410.693 r  tl/datapath_inst/core_register/i__carry__6_i_13/O[2]
                         net (fo=2, routed)           0.987   411.679    tl/datapath_inst/instruction_register/_inferred__1/i__carry__6[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.301   411.980 r  tl/datapath_inst/instruction_register/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   411.980    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   412.230 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.496   412.726    tl/control_unit_inst/data1[30]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.301   413.027 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.078   414.105    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124   414.229 r  tl/datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.563   414.793    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_1
    SLICE_X39Y91         LDCE (SetClr_ldce_CLR_Q)     0.885   415.678 f  tl/datapath_inst/core_register/r_reg_reg[6][30]_LDC/Q
                         net (fo=1, routed)           1.093   416.771    tl/datapath_inst/core_register_n_65
    SLICE_X40Y91         LUT3 (Prop_lut3_I1_O)        0.124   416.895 r  tl/datapath_inst/r_reg[6][30]_C_i_1__0/O
                         net (fo=4, routed)           0.359   417.254    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_2
    SLICE_X40Y90         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[6][30]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[1][25]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[1][25]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[1][25]_C/C
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[1][25]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/core_register_n_268
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/r_reg[1][25]_C_i_1__0/O
                         net (fo=4, routed)           0.000     0.272    tl/datapath_inst/core_register/r_reg_reg[1][25]_C_2
    SLICE_X37Y72         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[1][25]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[2][11]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[2][11]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[2][11]_C/C
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[2][11]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/core_register_n_680
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/r_reg[2][11]_C_i_1__0/O
                         net (fo=4, routed)           0.000     0.272    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X41Y63         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[2][11]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_C/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_C_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[0][19]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[0][19]_C_i_1_n_0
    SLICE_X37Y38         FDPE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[0][19]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDCE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_C/C
    SLICE_X22Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_C_n_0
    SLICE_X23Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[21][18]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[21][18]_C_i_1_n_0
    SLICE_X23Y76         FDPE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[21][18]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_C/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_C_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[24][20]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[24][20]_C_i_1_n_0
    SLICE_X37Y87         FDPE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[24][20]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_P/C
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_P_n_0
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[27][18]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[27][18]_C_i_1_n_0
    SLICE_X23Y29         FDCE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[27][18]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDPE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_P/C
    SLICE_X26Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_P_n_0
    SLICE_X27Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[29][3]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[29][3]_C_i_1_n_0
    SLICE_X27Y52         FDCE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[29][3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_C/C
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_C/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_C_n_0
    SLICE_X19Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[2][5]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[2][5]_C_i_1_n_0
    SLICE_X19Y29         FDPE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[2][5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDPE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_P/C
    SLICE_X26Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_P_n_0
    SLICE_X27Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[30][19]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[30][19]_C_i_1_n_0
    SLICE_X27Y44         FDCE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[30][19]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDPE                         0.000     0.000 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_P/C
    SLICE_X36Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_P_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/memory_inst/ram_inst/r_reg[3][18]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/memory_inst/ram_inst/r_reg[3][18]_C_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  tl/datapath_inst/memory_inst/ram_inst/r_reg_reg[3][18]_C/D
  -------------------------------------------------------------------    -------------------





