#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000010bef4b13f0 .scope module, "i2c_controller_tb" "i2c_controller_tb" 2 2;
 .timescale -8 -9;
v0000010bef504200_0 .var "addr", 6 0;
v0000010bef504340_0 .var "clk", 0 0;
v0000010bef507ee0_0 .var "data_in", 7 0;
v0000010bef507da0_0 .net "data_out", 7 0, v0000010bef503800_0;  1 drivers
v0000010bef509100_0 .var "enable", 0 0;
v0000010bef507bc0_0 .net "i2c_scl", 0 0, L_0000010bef507e40;  1 drivers
RS_0000010bef4b23e8 .resolv tri, L_0000010bef508c00, L_0000010bef508e80;
v0000010bef508020_0 .net8 "i2c_sda", 0 0, RS_0000010bef4b23e8;  2 drivers
v0000010bef5078a0_0 .net "ready", 0 0, L_0000010bef5080c0;  1 drivers
v0000010bef5088e0_0 .var "rst", 0 0;
v0000010bef5091a0_0 .var "rw", 0 0;
S_0000010bef492cc0 .scope module, "master" "i2c_controller" 2 17, 3 2 0, S_0000010bef4b13f0;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
P_0000010bef492e50 .param/l "ADDRESS" 1 3 16, +C4<00000000000000000000000000000010>;
P_0000010bef492e88 .param/l "DIVIDE_BY" 1 3 23, +C4<00000000000000000000000000000100>;
P_0000010bef492ec0 .param/l "IDLE" 1 3 14, +C4<00000000000000000000000000000000>;
P_0000010bef492ef8 .param/l "READ_ACK" 1 3 17, +C4<00000000000000000000000000000011>;
P_0000010bef492f30 .param/l "READ_ACK2" 1 3 21, +C4<00000000000000000000000000000111>;
P_0000010bef492f68 .param/l "READ_DATA" 1 3 20, +C4<00000000000000000000000000000110>;
P_0000010bef492fa0 .param/l "START" 1 3 15, +C4<00000000000000000000000000000001>;
P_0000010bef492fd8 .param/l "STOP" 1 3 22, +C4<00000000000000000000000000001000>;
P_0000010bef493010 .param/l "WRITE_ACK" 1 3 19, +C4<00000000000000000000000000000101>;
P_0000010bef493048 .param/l "WRITE_DATA" 1 3 18, +C4<00000000000000000000000000000100>;
L_0000010bef469b40 .functor AND 1, L_0000010bef5083e0, L_0000010bef507c60, C4<1>, C4<1>;
v0000010bef46d5a0_0 .net *"_ivl_0", 31 0, L_0000010bef509240;  1 drivers
L_0000010bef590118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef46da00_0 .net *"_ivl_11", 23 0, L_0000010bef590118;  1 drivers
L_0000010bef590160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef46dbe0_0 .net/2u *"_ivl_12", 31 0, L_0000010bef590160;  1 drivers
v0000010bef46d780_0 .net *"_ivl_14", 0 0, L_0000010bef507c60;  1 drivers
v0000010bef46d640_0 .net *"_ivl_17", 0 0, L_0000010bef469b40;  1 drivers
L_0000010bef5901a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010bef46d6e0_0 .net/2s *"_ivl_18", 1 0, L_0000010bef5901a8;  1 drivers
L_0000010bef5901f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010bef46dd20_0 .net/2s *"_ivl_20", 1 0, L_0000010bef5901f0;  1 drivers
v0000010bef46dfa0_0 .net *"_ivl_22", 1 0, L_0000010bef507f80;  1 drivers
v0000010bef46d820_0 .net *"_ivl_26", 31 0, L_0000010bef508840;  1 drivers
L_0000010bef590238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef46db40_0 .net *"_ivl_29", 30 0, L_0000010bef590238;  1 drivers
L_0000010bef590088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef46dc80_0 .net *"_ivl_3", 30 0, L_0000010bef590088;  1 drivers
L_0000010bef590280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef46d0a0_0 .net/2u *"_ivl_30", 31 0, L_0000010bef590280;  1 drivers
v0000010bef504480_0 .net *"_ivl_32", 0 0, L_0000010bef507d00;  1 drivers
L_0000010bef5902c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010bef5047a0_0 .net/2u *"_ivl_34", 1 0, L_0000010bef5902c8;  1 drivers
v0000010bef5039e0_0 .net *"_ivl_36", 1 0, L_0000010bef5082a0;  1 drivers
L_0000010bef590310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000010bef504ca0_0 .net *"_ivl_39", 0 0, L_0000010bef590310;  1 drivers
L_0000010bef5900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef503760_0 .net/2u *"_ivl_4", 31 0, L_0000010bef5900d0;  1 drivers
v0000010bef504980_0 .net *"_ivl_40", 1 0, L_0000010bef508de0;  1 drivers
v0000010bef503120_0 .net *"_ivl_44", 31 0, L_0000010bef508f20;  1 drivers
L_0000010bef590358 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef503ee0_0 .net *"_ivl_47", 30 0, L_0000010bef590358;  1 drivers
L_0000010bef5903a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000010bef503c60_0 .net/2u *"_ivl_48", 31 0, L_0000010bef5903a0;  1 drivers
v0000010bef502f40_0 .net *"_ivl_50", 0 0, L_0000010bef509060;  1 drivers
o0000010bef4b2178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000010bef502fe0_0 name=_ivl_52
v0000010bef504840_0 .net *"_ivl_6", 0 0, L_0000010bef5083e0;  1 drivers
v0000010bef5043e0_0 .net *"_ivl_8", 31 0, L_0000010bef508d40;  1 drivers
v0000010bef504700_0 .net "addr", 6 0, v0000010bef504200_0;  1 drivers
v0000010bef5048e0_0 .net "clk", 0 0, v0000010bef504340_0;  1 drivers
v0000010bef5042a0_0 .var "counter", 7 0;
v0000010bef503080_0 .var "counter2", 7 0;
v0000010bef504a20_0 .net "data_in", 7 0, v0000010bef507ee0_0;  1 drivers
v0000010bef503800_0 .var "data_out", 7 0;
v0000010bef5038a0_0 .net "enable", 0 0, v0000010bef509100_0;  1 drivers
v0000010bef503300_0 .var "i2c_clk", 0 0;
v0000010bef503a80_0 .net "i2c_scl", 0 0, L_0000010bef507e40;  alias, 1 drivers
v0000010bef5045c0_0 .var "i2c_scl_enable", 0 0;
v0000010bef503f80_0 .net8 "i2c_sda", 0 0, RS_0000010bef4b23e8;  alias, 2 drivers
v0000010bef504520_0 .net "ready", 0 0, L_0000010bef5080c0;  alias, 1 drivers
v0000010bef5036c0_0 .net "rst", 0 0, v0000010bef5088e0_0;  1 drivers
v0000010bef5033a0_0 .net "rw", 0 0, v0000010bef5091a0_0;  1 drivers
v0000010bef503940_0 .var "saved_addr", 7 0;
v0000010bef504c00_0 .var "saved_data", 7 0;
v0000010bef504660_0 .var "sda_out", 0 0;
v0000010bef504ac0_0 .var "state", 7 0;
v0000010bef504020_0 .var "write_enable", 0 0;
E_0000010bef4abe50/0 .event negedge, v0000010bef503300_0;
E_0000010bef4abe50/1 .event posedge, v0000010bef5036c0_0;
E_0000010bef4abe50 .event/or E_0000010bef4abe50/0, E_0000010bef4abe50/1;
E_0000010bef4abf10 .event posedge, v0000010bef5036c0_0, v0000010bef503300_0;
E_0000010bef4abfd0 .event posedge, v0000010bef5048e0_0;
L_0000010bef509240 .concat [ 1 31 0 0], v0000010bef5088e0_0, L_0000010bef590088;
L_0000010bef5083e0 .cmp/eq 32, L_0000010bef509240, L_0000010bef5900d0;
L_0000010bef508d40 .concat [ 8 24 0 0], v0000010bef504ac0_0, L_0000010bef590118;
L_0000010bef507c60 .cmp/eq 32, L_0000010bef508d40, L_0000010bef590160;
L_0000010bef507f80 .functor MUXZ 2, L_0000010bef5901f0, L_0000010bef5901a8, L_0000010bef469b40, C4<>;
L_0000010bef5080c0 .part L_0000010bef507f80, 0, 1;
L_0000010bef508840 .concat [ 1 31 0 0], v0000010bef5045c0_0, L_0000010bef590238;
L_0000010bef507d00 .cmp/eq 32, L_0000010bef508840, L_0000010bef590280;
L_0000010bef5082a0 .concat [ 1 1 0 0], v0000010bef503300_0, L_0000010bef590310;
L_0000010bef508de0 .functor MUXZ 2, L_0000010bef5082a0, L_0000010bef5902c8, L_0000010bef507d00, C4<>;
L_0000010bef507e40 .part L_0000010bef508de0, 0, 1;
L_0000010bef508f20 .concat [ 1 31 0 0], v0000010bef504020_0, L_0000010bef590358;
L_0000010bef509060 .cmp/eq 32, L_0000010bef508f20, L_0000010bef5903a0;
L_0000010bef508c00 .functor MUXZ 1, o0000010bef4b2178, v0000010bef504660_0, L_0000010bef509060, C4<>;
S_0000010bef4426e0 .scope module, "slave" "i2c_slave_controller" 2 30, 4 2 0, S_0000010bef4b13f0;
 .timescale -8 -9;
    .port_info 0 /INOUT 1 "i2c_sda";
    .port_info 1 /INOUT 1 "i2c_scl";
P_0000010bef504e60 .param/l "ADDRESS" 1 4 6, C4<0101010>;
P_0000010bef504e98 .param/l "READ_ADDR" 1 4 7, +C4<00000000000000000000000000000000>;
P_0000010bef504ed0 .param/l "READ_DATA" 1 4 9, +C4<00000000000000000000000000000010>;
P_0000010bef504f08 .param/l "SEND_ACK" 1 4 8, +C4<00000000000000000000000000000001>;
P_0000010bef504f40 .param/l "SEND_ACK2" 1 4 11, +C4<00000000000000000000000000000100>;
P_0000010bef504f78 .param/l "WRITE_DATA" 1 4 10, +C4<00000000000000000000000000000011>;
v0000010bef504b60_0 .net *"_ivl_0", 31 0, L_0000010bef508980;  1 drivers
L_0000010bef5903e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010bef503d00_0 .net *"_ivl_3", 30 0, L_0000010bef5903e8;  1 drivers
L_0000010bef590430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000010bef504d40_0 .net/2u *"_ivl_4", 31 0, L_0000010bef590430;  1 drivers
v0000010bef503b20_0 .net *"_ivl_6", 0 0, L_0000010bef508a20;  1 drivers
o0000010bef4b2838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000010bef503260_0 name=_ivl_8
v0000010bef5034e0_0 .var "addr", 7 0;
v0000010bef503440_0 .var "counter", 7 0;
v0000010bef503da0_0 .var "data_in", 7 0;
v0000010bef503bc0_0 .var "data_out", 7 0;
v0000010bef503580_0 .net "i2c_scl", 0 0, L_0000010bef507e40;  alias, 1 drivers
v0000010bef502ea0_0 .net8 "i2c_sda", 0 0, RS_0000010bef4b23e8;  alias, 2 drivers
v0000010bef5031c0_0 .var "sda_in", 0 0;
v0000010bef5040c0_0 .var "sda_out", 0 0;
v0000010bef503620_0 .var "start", 0 0;
v0000010bef503e40_0 .var "state", 5 0;
v0000010bef504160_0 .var "write_enable", 0 0;
E_0000010bef4abf50 .event negedge, v0000010bef503a80_0;
E_0000010bef4ab010 .event posedge, v0000010bef503a80_0;
E_0000010bef4ac750 .event posedge, v0000010bef503f80_0;
E_0000010bef4ac890 .event negedge, v0000010bef503f80_0;
L_0000010bef508980 .concat [ 1 31 0 0], v0000010bef504160_0, L_0000010bef5903e8;
L_0000010bef508a20 .cmp/eq 32, L_0000010bef508980, L_0000010bef590430;
L_0000010bef508e80 .functor MUXZ 1, o0000010bef4b2838, v0000010bef5040c0_0, L_0000010bef508a20, C4<>;
    .scope S_0000010bef492cc0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000010bef503080_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef5045c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010bef503300_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000010bef492cc0;
T_1 ;
    %wait E_0000010bef4abfd0;
    %load/vec4 v0000010bef503080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000010bef503300_0;
    %inv;
    %assign/vec4 v0000010bef503300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef503080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000010bef503080_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000010bef503080_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000010bef492cc0;
T_2 ;
    %wait E_0000010bef4abe50;
    %load/vec4 v0000010bef5036c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef5045c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000010bef504ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_2.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010bef504ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_2.5;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010bef504ac0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef5045c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef5045c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000010bef492cc0;
T_3 ;
    %wait E_0000010bef4abf10;
    %load/vec4 v0000010bef5036c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000010bef504ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %load/vec4 v0000010bef504700_0;
    %load/vec4 v0000010bef5033a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000010bef503940_0, 0;
    %load/vec4 v0000010bef504a20_0;
    %assign/vec4 v0000010bef504c00_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0000010bef5038a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %load/vec4 v0000010bef504700_0;
    %load/vec4 v0000010bef5033a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000010bef503940_0, 0;
    %load/vec4 v0000010bef504a20_0;
    %assign/vec4 v0000010bef504c00_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
T_3.14 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef5042a0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0000010bef5042a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000010bef5042a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef5042a0_0, 0;
T_3.16 ;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0000010bef503f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef5042a0_0, 0;
    %load/vec4 v0000010bef5033a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0000010bef5033a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
T_3.21 ;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
T_3.18 ;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0000010bef5042a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0000010bef5042a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef5042a0_0, 0;
T_3.24 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0000010bef503f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.27, 4;
    %load/vec4 v0000010bef5038a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
T_3.26 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0000010bef503f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000010bef5042a0_0;
    %assign/vec4/off/d v0000010bef503800_0, 4, 5;
    %load/vec4 v0000010bef5042a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000010bef5042a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef5042a0_0, 0;
T_3.29 ;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000010bef504ac0_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000010bef492cc0;
T_4 ;
    %wait E_0000010bef4abe50;
    %load/vec4 v0000010bef5036c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000010bef504ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000010bef503940_0;
    %load/vec4 v0000010bef5042a0_0;
    %part/u 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %load/vec4 v0000010bef504c00_0;
    %load/vec4 v0000010bef5042a0_0;
    %part/u 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504660_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000010bef4426e0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000010bef503440_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000010bef503e40_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000010bef503da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000010bef503bc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef5040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef5031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef503620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef504160_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000010bef4426e0;
T_6 ;
    %wait E_0000010bef4ac890;
    %load/vec4 v0000010bef503620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0000010bef503580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef503620_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000010bef4426e0;
T_7 ;
    %wait E_0000010bef4ac750;
    %load/vec4 v0000010bef503620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0000010bef503580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef503620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000010bef4426e0;
T_8 ;
    %wait E_0000010bef4ab010;
    %load/vec4 v0000010bef503620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000010bef503e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000010bef502ea0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000010bef503440_0;
    %assign/vec4/off/d v0000010bef5034e0_0, 4, 5;
    %load/vec4 v0000010bef503440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000010bef503440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000010bef5034e0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
    %load/vec4 v0000010bef5034e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
T_8.13 ;
T_8.10 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000010bef502ea0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000010bef503440_0;
    %assign/vec4/off/d v0000010bef503da0_0, 4, 5;
    %load/vec4 v0000010bef503440_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.14, 5;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000010bef503440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
T_8.15 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000010bef503da0_0;
    %assign/vec4 v0000010bef503bc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000010bef503440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000010bef503e40_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000010bef503440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000010bef503440_0, 0;
T_8.17 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000010bef4426e0;
T_9 ;
    %wait E_0000010bef4abf50;
    %load/vec4 v0000010bef503e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef5040c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000010bef503bc0_0;
    %load/vec4 v0000010bef503440_0;
    %part/u 1;
    %assign/vec4 v0000010bef5040c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010bef5040c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010bef504160_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000010bef4b13f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef504340_0, 0, 1;
T_10.0 ;
    %delay 10, 0;
    %load/vec4 v0000010bef504340_0;
    %inv;
    %store/vec4 v0000010bef504340_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000010bef4b13f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef504340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010bef5088e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef5088e0_0, 0, 1;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v0000010bef504200_0, 0, 7;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000010bef507ee0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef5091a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010bef509100_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef509100_0, 0, 1;
    %delay 800, 0;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v0000010bef504200_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010bef5091a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010bef509100_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010bef509100_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000010bef4b13f0;
T_12 ;
    %vpi_call 2 79 "$monitor", "time = %0t, datain = %b, dataout = %b", $time, v0000010bef507ee0_0, v0000010bef507da0_0 {0 0 0};
    %vpi_call 2 81 "$dumpfile", "my_design.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000010bef4b13f0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000010bef4b13f0;
T_13 ;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "master.v";
    "slave.v";
