// Seed: 4027976507
module module_0 (
    input tri1 id_0
    , id_2
);
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8
);
  wire id_10 = id_4;
  module_0 modCall_1 (id_6);
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wire id_8,
    output logic id_9,
    input wand id_10,
    input uwire id_11
);
  bit id_13;
  module_0 modCall_1 (id_11);
  always @(1)
    if (1 - 1'b0) id_13 = -1;
    else if (1) id_9 = -1;
    else begin : LABEL_0
      id_13 <= 1;
    end
endmodule
