# FinFET Circuit Design and Characterization Workshop

<img width="1199" height="584" alt="image" src="https://github.com/user-attachments/assets/be5eec19-3858-467f-9210-e7e083e8d67a" />

-----------------------------------------------------------------------------

## Overview:

FinFET Circuit Design and Characterization is a hands-on workshop for advanced-node skills. Built directly on open repositories with the ASAP7 (7 nm) predictive platform, you will work in Xschem and Ngspice using BSIM-CMG device models. The curriculum follows an industry-aligned loop: design, simulate, verify, document — emphasizing credible methods, reproducible datasets, and trusted figures that meet international expectations for research and product teams.

 

You will begin at the device level with NFET and PFET characterization, extracting complete I-V families, transconductance (gm), output resistance (ro), and practical bias points. You will then construct an inverter, generate and interpret its voltage transfer characteristic (VTC), and quantify switching point, noise margins, and static current. Each lab includes sensible sweep ranges, pre-checked netlists, and measurement recipes so you can focus on learning rather than tool friction. Results are archived for traceability.

 

The program then extends to a precision bandgap reference at 7 nm, guided by instructor-supplied schematics and netlists aligned with the repository’s figures. You will reproduce and analyze reference plots — temperature stability, line and load regulation, output resistance, and startup behavior — while learning repeatable techniques for biasing and compensation. Automated supply and temperature sweeps, optional PVT corners, and Monte Carlo mismatch runs help you benchmark outcomes against published literature and communicate confidence in your results.

 

Graduates leave with a coherent portfolio: annotated netlists, verified waveforms, tables, and engineering narratives that demonstrate readiness for advanced-node roles. We include templates, checklists, and scripts to accelerate future projects, plus guidance on documenting methods for submission or engineering reviews. Whether you are targeting graduate research, analog or ASIC design, or high-impact internships, this workshop equips you with practical 7 nm experience and evidence of competence that travels globally.

------------------------------------------------------------------------------

### Scaling Beyond CMOS: FinFET Devices and Innovations
<details>
<summary>Scaling Beyond CMOS: FinFET Devices and Innovations</summary>

- #### 0-Path To Zetta Scale Computing

<img width="1447" height="813" alt="image" src="https://github.com/user-attachments/assets/b226f7f9-6b2c-41df-91f2-a895b32da365" />


<img width="1448" height="811" alt="image" src="https://github.com/user-attachments/assets/18249d1c-24e3-4428-955b-2953345e12fc" />


<img width="1449" height="808" alt="image" src="https://github.com/user-attachments/assets/cb822405-bea9-425d-81f7-52a4a269cdc2" />


<img width="1450" height="812" alt="image" src="https://github.com/user-attachments/assets/9b70f99a-5041-4204-8b30-b95662ebcbfa" />


<img width="1451" height="810" alt="image" src="https://github.com/user-attachments/assets/057b6cde-114a-41b1-ba71-b17f5e24d169" />



- #### 1-CMOS Evolution And Next-Gen Candidates


<img width="1451" height="812" alt="image" src="https://github.com/user-attachments/assets/cbaca5b1-4cf9-40f6-93a2-2f75c0f07a4d" />



- #### 2-Introduction To FinFETs


<img width="1452" height="813" alt="image" src="https://github.com/user-attachments/assets/8fbde027-a528-473e-98c4-287c2715388f" />


<img width="1451" height="813" alt="image" src="https://github.com/user-attachments/assets/aa1efd1c-78a4-4368-906c-23e4e372788c" />


<img width="1448" height="811" alt="image" src="https://github.com/user-attachments/assets/91e0a730-fbf5-4721-ab4c-96a01ca538d1" />


- #### 3-CMOS Technology Inflection Points

<img width="1452" height="807" alt="image" src="https://github.com/user-attachments/assets/60cc2cd2-ddd8-4b19-849c-6f6265e2ba81" />


<img width="1448" height="808" alt="image" src="https://github.com/user-attachments/assets/b32d6203-0d72-4673-886b-ff7caa96a59e" />



- #### 4-Standard Cell Area Scaling And Variability


<img width="1451" height="807" alt="image" src="https://github.com/user-attachments/assets/5dcebf22-0c39-4201-8e3c-2f4f0a412ee4" />


<img width="1447" height="804" alt="image" src="https://github.com/user-attachments/assets/4996e2bd-aa42-4a61-92e1-259edad082ca" />


<img width="1450" height="799" alt="image" src="https://github.com/user-attachments/assets/11b40553-a24e-468f-9207-43096b94febe" />


- #### 5-Parasitics Resistance And Capacitance

<img width="1451" height="804" alt="image" src="https://github.com/user-attachments/assets/defe1527-4027-40c0-a17e-09af2c17f864" />


<img width="1451" height="804" alt="image" src="https://github.com/user-attachments/assets/e027474d-12db-4dbe-9b56-2613a1308fe9" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/c5a4f5f4-5ca1-4373-8ad6-66090d44741b" />


- #### 6-Device Scaling And Electrical Characteristics


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/7607448b-1399-49b5-a7e2-23796beb22e5" />


<img width="1448" height="803" alt="image" src="https://github.com/user-attachments/assets/9df2fbaa-5650-4fc0-9c80-4c8c4fc6c0aa" />


<img width="1452" height="804" alt="image" src="https://github.com/user-attachments/assets/a52b074b-42d7-4375-90dd-5eb10e737b70" />


<img width="1449" height="807" alt="image" src="https://github.com/user-attachments/assets/07de2558-d0be-40fd-8b37-849744fa3501" />


<img width="1451" height="803" alt="image" src="https://github.com/user-attachments/assets/fca1127c-5bce-4dfa-90a0-0c87ebafe051" />


<img width="1452" height="801" alt="image" src="https://github.com/user-attachments/assets/75ba0243-b720-4130-b4ef-6d173991ae49" />


<img width="1448" height="805" alt="image" src="https://github.com/user-attachments/assets/f7290e57-4a01-4dc3-968b-e6f71213d4aa" />


- #### 7-3D-Structures


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/7a5bdb5c-60b9-4ad8-a7c0-2399274fe17f" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/cdffeca0-bf10-4bff-8160-0bb1ed8b06a1" />


<img width="1450" height="802" alt="image" src="https://github.com/user-attachments/assets/7821b108-0f6e-4a36-8616-d491eab36a18" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/027d8dfc-07b3-4fb1-aa73-99694812cc75" />


<img width="1449" height="809" alt="image" src="https://github.com/user-attachments/assets/db667d29-1956-4563-b6fe-283e287bf6fe" />


<img width="1447" height="805" alt="image" src="https://github.com/user-attachments/assets/521bdaac-c552-4b58-b2e0-e23a92194ee6" />


- #### 8-BOEL Innovations


<img width="1450" height="801" alt="image" src="https://github.com/user-attachments/assets/a1e74bae-ee21-4c12-a318-58ce212cdd9c" />


<img width="1451" height="803" alt="image" src="https://github.com/user-attachments/assets/0145b8a5-eccc-4f2d-9b20-8ec308c0e949" />


<img width="1455" height="807" alt="image" src="https://github.com/user-attachments/assets/2999c726-e3cc-4831-a1bd-031ad33806c5" />


<img width="1449" height="806" alt="image" src="https://github.com/user-attachments/assets/5752f7fd-7ac2-4817-a0af-19e06d2d729d" />


<img width="1450" height="803" alt="image" src="https://github.com/user-attachments/assets/db766ccc-8621-4363-8fee-1c4a732f76be" />


</details>

---------------------------------------------------------------------------------
### Lab-to-Simulation: 7nm FinFET Inverter Performance Analysis
<details>
<summary>Lab-to-Simulation: 7nm FinFET Inverter Performance Analysis</summary>

- ### 9-First NFET Characteristics Using 7nm PDKs

Lets understand FinFET's, why they are used and plot characteristsics.
The NFET spice file we are using to plot characteristic is "nfet_char.spice"

You find it in VDI under ~Desktop/asap_7nm_Xschem.

``` cmd
vsduser@vsduser:~/Desktop/asap_7nm_Xschem$ pwd
/home/vsduser/Desktop/asap_7nm_Xschem
vsduser@vsduser:~/Desktop/asap_7nm_Xschem$ ls
asap_7nm_nfet.sym  bsimcmg.osdi         inverter_finfet.spice  inverter_vtc.sch    nfet_char.sch    README.md
asap_7nm_pfet.sym  inverter_finfet.sch  inverter_vtc2.spice    inverter_vtc.spice  nfet_char.spice
vsduser@vsduser:~/Desktop/asap_7nm_Xschem$ 

```

<img width="1029" height="136" alt="image" src="https://github.com/user-attachments/assets/6d2ea202-aa4e-4633-8d21-c19e5ff3d525" />


spice files we are using: 

``` spice
** sch_path: /home/hprcse/Finfet/nfet_char.sch
**.subckt nfet_char
V1 nfet_in GND 0
V2 vdd GND 3
R1 vdd nfet_out 1k m=1
Xnfet2 nfet_out nfet_in GND GND asap_7nm_nfet l=7e-009 nfin=14
**** begin user architecture code


.dc v1 0 0.7 1m v2 0 0.7 0.2
.control
run
set xbrushwidth=3
let vd = vdd - nfet_out
let id  = vd/1000
plot id
.endc


**** end user architecture code
**.ends
.GLOBAL GND
**** begin user architecture code

.subckt asap_7nm_nfet S G D B l=7e-009 nfin=14
	nnmos_finfet S G D B BSIMCMG_osdi_N l=7e-009 nfin=14
.ends asap_7nm_nfet

.model BSIMCMG_osdi_N BSIMCMG_va (
+ TYPE = 1
************************************************************
*                         general                          *
************************************************************
+version = 107             bulkmod = 1               igcmod  = 1               igbmod  = 0
+gidlmod = 1               iimod   = 0               geomod  = 1               rdsmod  = 0
+rgatemod= 0               rgeomod = 0               shmod   = 0               nqsmod  = 0
+coremod = 0               cgeomod = 0               capmod  = 0               tnom    = 25
+eot     = 1e-009          eotbox  = 1.4e-007        eotacc  = 1e-010          tfin    = 6.5e-009
+toxp    = 2.1e-009        nbody   = 1e+022          phig    = 4.2466          epsrox  = 3.9
+epsrsub = 11.9            easub   = 4.05            ni0sub  = 1.1e+016        bg0sub  = 1.17
+nc0sub  = 2.86e+025       nsd     = 2e+026          ngate   = 0               nseg    = 5
+l       = 2.1e-008        xl      = 1e-009          lint    = -2e-009         dlc     = 0
+dlbin   = 0               hfin    = 3.2e-008        deltaw  = 0               deltawcv= 0
+sdterm  = 0               epsrsp  = 3.9             nfin    = 1
+toxg    = 1.80e-009
************************************************************
*                            dc                            *
************************************************************
+cit     = 0               cdsc    = 0.01            cdscd   = 0.01            dvt0    = 0.05
+dvt1    = 0.47            phin    = 0.05            eta0    = 0.07            dsub    = 0.35
+k1rsce  = 0               lpe0    = 0               dvtshift= 0               qmfactor= 2.5
+etaqm   = 0.54            qm0     = 0.001           pqm     = 0.66            u0      = 0.0303
+etamob  = 2               up      = 0               ua      = 0.55            eu      = 1.2
+ud      = 0               ucs     = 1               rdswmin = 0               rdsw    = 200
+wr      = 1               rswmin  = 0               rdwmin  = 0               rshs    = 0
+rshd    = 0               vsat    = 70000           deltavsat= 0.2             ksativ  = 2
+mexp    = 4               ptwg    = 30              pclm    = 0.05            pclmg   = 0
+pdibl1  = 0               pdibl2  = 0.002           drout   = 1               pvag    = 0
+fpitch  = 2.7e-008        rth0    = 0.225           cth0    = 1.243e-006      wth0    = 2.6e-007
+lcdscd  = 5e-005          lcdscdr = 5e-005          lrdsw   = 0.2             lvsat   = 0
************************************************************
*                         leakage                          *
************************************************************
+aigc    = 0.014           bigc    = 0.005           cigc    = 0.25            dlcigs  = 1e-009
+dlcigd  = 1e-009          aigs    = 0.0115          aigd    = 0.0115          bigs    = 0.00332
+bigd    = 0.00332         cigs    = 0.35            cigd    = 0.35            poxedge = 1.1
+agidl   = 1e-012          agisl   = 1e-012          bgidl   = 10000000        bgisl   = 10000000
+egidl   = 0.35            egisl   = 0.35
************************************************************
*                            rf                            *
************************************************************
************************************************************
*                         junction                         *
************************************************************
************************************************************
*                       capacitance                        *
************************************************************
+cfs     = 0               cfd     = 0               cgso    = 1.6e-010        cgdo    = 1.6e-010
+cgsl    = 0               cgdl    = 0               ckappas = 0.6             ckappad = 0.6
+cgbo    = 0               cgbl    = 0
************************************************************
*                       temperature                        *
************************************************************
+tbgasub = 0.000473        tbgbsub = 636             kt1     = 0               kt1l    = 0
+ute     = -0.7            utl     = 0               ua1     = 0.001032        ud1     = 0
+ucste   = -0.004775       at      = 0.001           ptwgt   = 0.004           tmexp   = 0
+prt     = 0               tgidl   = -0.007          igt     = 2.5
************************************************************
*                          noise                           *
************************************************************
**)
.control
pre_osdi /home/vsduser/Desktop/asap_7nm_Xschem/bsimcmg.osdi
.endc


**** end user architecture code
.end

```


- ### 10-First Inverter Characteristics Using 7nm FinFETs


- ### 11-Inverter Spice Deck And Characteristics Modelling


- ### 12-W/L Ratio, Vt, Power Consumption. Prop Delay, Gain And Noise Margin


- ### 13-Transconductance, Frequency And Inverter Characteristics Table Assignment


- ### 14-Lab Tips To Calculate Switching Threshold, Drain Current And Power


- ### 15-Lab Tips To Calculate Prop Delay, Transconductance and Frequency


- ### 16-Assignment


</details>

---------------------------------------------------------------------------------------
### Designing Bandgap References Using 7nm FinFETs
<details>
<summary>Designing Bandgap References Using 7nm FinFETs</summary>

- #### 17-Introduction To Bandgap


- #### 18-Bandgap Component Placement Using Xschem


- #### 19-Bandgap Circuit Wiring Using Xschem


- #### 20-Bandgap Circuit Final Simulations


- #### 21-Assignment



</details>

-------------------------------------------------------------------------------------
### Acknowledgments

- #### Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.
- #### Soundarya Madhuri Royyuru, Teaching Assistant


 
