#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Aug 21 12:37:14 2018
# Process ID: 31628
# Current directory: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/vivado.log
# Journal file: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Tue Aug 21 12:37:20 2018] Launched synth_1...
Run output will be captured here: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Tue Aug 21 12:37:20 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log MakeHT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MakeHT.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MakeHT.tcl -notrace
Command: synth_design -top MakeHT -part xc7vx690tffg1927-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -598 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31705 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.910 ; gain = 172.156 ; free physical = 269 ; free virtual = 34384
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MakeHT' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:460]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:463]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:479]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:833]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:1154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:1669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:2406]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_0' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:622' bound to instance 'rgnETLUT_0_U' of component 'MakeHT_rgnETLUT_0' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9077]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_0' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:641]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_0_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:12' bound to instance 'MakeHT_rgnETLUT_0_rom_U' of component 'MakeHT_rgnETLUT_0_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:659]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_0_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_0_rom' (1#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_0' (2#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:641]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_1' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:576' bound to instance 'rgnETLUT_1_U' of component 'MakeHT_rgnETLUT_1' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_1' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:595]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_1_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:12' bound to instance 'MakeHT_rgnETLUT_1_rom_U' of component 'MakeHT_rgnETLUT_1_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:613]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_1_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_1_rom' (3#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_1' (4#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:595]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_2' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:538' bound to instance 'rgnETLUT_2_U' of component 'MakeHT_rgnETLUT_2' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9113]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_2' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:557]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_2_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:12' bound to instance 'MakeHT_rgnETLUT_2_rom_U' of component 'MakeHT_rgnETLUT_2_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:575]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_2_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_2_rom' (5#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_2' (6#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:557]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_3' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:504' bound to instance 'rgnETLUT_3_U' of component 'MakeHT_rgnETLUT_3' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9131]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_3' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:523]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_3_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:12' bound to instance 'MakeHT_rgnETLUT_3_rom_U' of component 'MakeHT_rgnETLUT_3_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:541]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_3_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_3_rom' (7#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_3' (8#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:523]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_4' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:476' bound to instance 'rgnETLUT_4_U' of component 'MakeHT_rgnETLUT_4' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_4' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:495]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_4_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:12' bound to instance 'MakeHT_rgnETLUT_4_rom_U' of component 'MakeHT_rgnETLUT_4_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:513]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_4_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_4_rom' (9#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_4' (10#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:495]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_5' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:452' bound to instance 'rgnETLUT_5_U' of component 'MakeHT_rgnETLUT_5' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9167]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_5' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:471]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_5_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:12' bound to instance 'MakeHT_rgnETLUT_5_rom_U' of component 'MakeHT_rgnETLUT_5_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:489]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_5_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_5_rom' (11#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_5' (12#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:471]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_6' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:430' bound to instance 'rgnETLUT_6_U' of component 'MakeHT_rgnETLUT_6' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9185]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_6' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:449]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_6_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:12' bound to instance 'MakeHT_rgnETLUT_6_rom_U' of component 'MakeHT_rgnETLUT_6_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:467]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_6_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_6_rom' (13#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_6' (14#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:449]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_7' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:412' bound to instance 'rgnETLUT_7_U' of component 'MakeHT_rgnETLUT_7' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9203]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_7' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:431]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_7_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:12' bound to instance 'MakeHT_rgnETLUT_7_rom_U' of component 'MakeHT_rgnETLUT_7_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:449]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_7_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_7_rom' (15#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_7' (16#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:431]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_8' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:396' bound to instance 'rgnETLUT_8_U' of component 'MakeHT_rgnETLUT_8' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9221]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_8' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:415]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_8_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:12' bound to instance 'MakeHT_rgnETLUT_8_rom_U' of component 'MakeHT_rgnETLUT_8_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:433]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_8_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_8_rom' (17#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_8' (18#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_8.vhd:415]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_9' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:380' bound to instance 'rgnETLUT_9_U' of component 'MakeHT_rgnETLUT_9' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9239]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_9' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:399]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_9_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:12' bound to instance 'MakeHT_rgnETLUT_9_rom_U' of component 'MakeHT_rgnETLUT_9_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:417]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_9_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_9_rom' (19#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_9' (20#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_9.vhd:399]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_10' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:366' bound to instance 'rgnETLUT_10_U' of component 'MakeHT_rgnETLUT_10' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9257]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_10' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:385]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_10_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:12' bound to instance 'MakeHT_rgnETLUT_10_rom_U' of component 'MakeHT_rgnETLUT_10_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:403]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_10_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_10_rom' (21#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_10' (22#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_10.vhd:385]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_11' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:354' bound to instance 'rgnETLUT_11_U' of component 'MakeHT_rgnETLUT_11' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9275]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_11' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:373]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_11_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:12' bound to instance 'MakeHT_rgnETLUT_11_rom_U' of component 'MakeHT_rgnETLUT_11_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:391]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_11_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_11_rom' (23#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_11' (24#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_11.vhd:373]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_12' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:344' bound to instance 'rgnETLUT_12_U' of component 'MakeHT_rgnETLUT_12' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9293]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_12' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:363]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_12_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:12' bound to instance 'MakeHT_rgnETLUT_12_rom_U' of component 'MakeHT_rgnETLUT_12_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:381]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_12_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_12_rom' (25#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_12' (26#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_12.vhd:363]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_13' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:334' bound to instance 'rgnETLUT_13_U' of component 'MakeHT_rgnETLUT_13' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9311]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_13' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:353]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_13_rom' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:12' bound to instance 'MakeHT_rgnETLUT_13_rom_U' of component 'MakeHT_rgnETLUT_13_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:371]
INFO: [Synth 8-638] synthesizing module 'MakeHT_rgnETLUT_13_rom' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:33]
	Parameter dwidth bound to: 10 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_13_rom' (27#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MakeHT_rgnETLUT_13' (28#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_13.vhd:353]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_0' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_0.vhd:622' bound to instance 'hfETLUT_0_U' of component 'MakeHT_rgnETLUT_0' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9329]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_1' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_1.vhd:576' bound to instance 'hfETLUT_1_U' of component 'MakeHT_rgnETLUT_1' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9347]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_2' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_2.vhd:538' bound to instance 'hfETLUT_2_U' of component 'MakeHT_rgnETLUT_2' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9365]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_3' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_3.vhd:504' bound to instance 'hfETLUT_3_U' of component 'MakeHT_rgnETLUT_3' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9383]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_4' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_4.vhd:476' bound to instance 'hfETLUT_4_U' of component 'MakeHT_rgnETLUT_4' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9401]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_5' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_5.vhd:452' bound to instance 'hfETLUT_5_U' of component 'MakeHT_rgnETLUT_5' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9419]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_6' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_6.vhd:430' bound to instance 'hfETLUT_6_U' of component 'MakeHT_rgnETLUT_6' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9437]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MakeHT_rgnETLUT_7' declared at '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT_rgnETLUT_7.vhd:412' bound to instance 'hfETLUT_7_U' of component 'MakeHT_rgnETLUT_7' [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:9455]
INFO: [Synth 8-256] done synthesizing module 'MakeHT' (29#1) [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.vhd:422]
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_7 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_6 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_5 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_4 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_3 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_2 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_1 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_0 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_13 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_12 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_11 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_10 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_9 has unconnected port reset
WARNING: [Synth 8-3331] design MakeHT_rgnETLUT_8 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.387 ; gain = 363.633 ; free physical = 273 ; free virtual = 34190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.387 ; gain = 363.633 ; free physical = 274 ; free virtual = 34191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc]
Finished Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1791.453 ; gain = 5.004 ; free physical = 221 ; free virtual = 33850
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 281 ; free virtual = 33849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 281 ; free virtual = 33849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 281 ; free virtual = 33849
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 273 ; free virtual = 33841
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MakeHT__GB0   |           1|     25467|
|2     |MakeHT__GB1   |           1|      8633|
|3     |MakeHT__GB2   |           1|      8643|
|4     |MakeHT__GB3   |           1|     20379|
|5     |MakeHT__GB4   |           1|     15464|
|6     |MakeHT__GB5   |           1|     17646|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 665   
	   4 Input     16 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 17    
	   4 Input     15 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 126   
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2073  
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2184  
+---ROMs : 
	                              ROMs := 66    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 284   
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 362   
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MakeHT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 665   
	   4 Input     16 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 17    
	   4 Input     15 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 126   
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2007  
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2184  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 284   
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 362   
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MakeHT_rgnETLUT_9_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_7_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_6_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_3_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_0_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_12_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_10_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_4_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_7_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_6_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_5_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_4_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_3_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_2_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_13_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_11_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_8_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_5_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module MakeHT_rgnETLUT_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 283 ; free virtual = 33807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|MakeHT_rgnETLUT_0_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_0_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_0_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_1_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_1_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_1_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_2_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_2_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_2_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_3_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_3_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_3_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_4_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_4_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_4_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_5_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_5_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_5_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_6_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_6_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_6_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_7_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_7_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_7_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_8_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_8_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_8_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_9_rom  | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_9_rom  | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_9_rom  | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_10_rom | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_10_rom | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_10_rom | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_11_rom | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_11_rom | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_11_rom | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_12_rom | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_12_rom | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_12_rom | q2_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_13_rom | q0_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_13_rom | q1_reg     | 1024x10       | Block RAM      | 
|MakeHT_rgnETLUT_13_rom | q2_reg     | 1024x10       | Block RAM      | 
+-----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MakeHT__GB0   |           1|     22110|
|2     |MakeHT__GB1   |           1|      7318|
|3     |MakeHT__GB2   |           1|      4985|
|4     |MakeHT__GB3   |           1|     15873|
|5     |MakeHT__GB4   |           1|      7605|
|6     |MakeHT__GB5   |           1|      8803|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1791.453 ; gain = 872.699 ; free physical = 225 ; free virtual = 33730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1855.461 ; gain = 936.707 ; free physical = 228 ; free virtual = 33665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MakeHT__GB2   |           1|      4985|
|2     |MakeHT__GB3   |           1|     15873|
|3     |MakeHT__GB4   |           1|      7605|
|4     |MakeHT__GB5   |           1|      8803|
|5     |MakeHT_GT0    |           1|     29428|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_12_U/MakeHT_rgnETLUT_12_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_12_U/MakeHT_rgnETLUT_12_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_12_U/MakeHT_rgnETLUT_12_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_10_U/MakeHT_rgnETLUT_10_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_10_U/MakeHT_rgnETLUT_10_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_10_U/MakeHT_rgnETLUT_10_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_4_U/MakeHT_rgnETLUT_4_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hfETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_13_U/MakeHT_rgnETLUT_13_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_13_U/MakeHT_rgnETLUT_13_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_13_U/MakeHT_rgnETLUT_13_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_11_U/MakeHT_rgnETLUT_11_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_11_U/MakeHT_rgnETLUT_11_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_11_U/MakeHT_rgnETLUT_11_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_8_U/MakeHT_rgnETLUT_8_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_8_U/MakeHT_rgnETLUT_8_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_8_U/MakeHT_rgnETLUT_8_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_5_U/MakeHT_rgnETLUT_5_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_2_U/MakeHT_rgnETLUT_2_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_1_U/MakeHT_rgnETLUT_1_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_3_U/MakeHT_rgnETLUT_3_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_6_U/MakeHT_rgnETLUT_6_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_0_U/MakeHT_rgnETLUT_0_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_9_U/MakeHT_rgnETLUT_9_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_9_U/MakeHT_rgnETLUT_9_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_9_U/MakeHT_rgnETLUT_9_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rgnETLUT_7_U/MakeHT_rgnETLUT_7_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1911.094 ; gain = 992.340 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_55_reg_28610_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_207_reg_31880_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_79_reg_28850_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_243_reg_32830_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_6_load_17_reg_33455_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_230_reg_32700_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_58_reg_28640_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_tmp_4_246_reg_32860_reg[0]           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_59_reg_28650_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter13_rgnETLUT_12_load_17_reg_33485_reg[9] | 12     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_227_reg_32670_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_4_load_16_reg_33375_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_226_reg_32660_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_62_reg_28680_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_205_reg_31860_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_10_load_14_reg_32465_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_204_reg_31850_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_223_reg_32630_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_201_reg_31820_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_81_reg_28870_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_198_reg_31790_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_6_load_6_reg_30285_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_188_reg_31690_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_185_reg_31660_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_4_load_13_reg_32365_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_184_reg_31650_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_97_reg_29600_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_181_reg_31620_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_100_reg_29630_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_101_reg_29640_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_104_reg_29670_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_6_load_12_reg_32305_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_4_load_12_reg_32295_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_165_reg_30870_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_12_load_11_reg_31465_reg[9]  | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_163_reg_30850_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_10_load_11_reg_31455_reg[9]  | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_162_reg_30840_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_159_reg_30810_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_6_load_11_reg_31435_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_156_reg_30780_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_114_reg_29770_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_117_reg_29800_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_146_reg_30680_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_143_reg_30650_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_4_load_10_reg_31355_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_142_reg_30640_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_120_reg_29830_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_121_reg_29840_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_10_load_8_reg_30445_reg[9]   | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_139_reg_30610_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_123_reg_29860_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_12_load_8_reg_30455_reg[9]   | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_208_reg_31890_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_211_reg_32510_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_76_reg_28820_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_70_reg_28760_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_64_reg_28700_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_228_reg_32680_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_60_reg_28660_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_61_reg_28670_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_56_reg_28620_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_57_reg_28630_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_54_reg_28600_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_52_reg_28580_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_242_reg_32820_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_245_reg_32850_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_15_142_reg_33270_reg[0]           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_hfETLUT_7_load_17_reg_33620_reg[9]    | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_15_141_reg_33260_reg[0]           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_hfETLUT_6_load_17_reg_33615_reg[9]    | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_15_140_reg_33250_reg[0]           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_5_load_17_reg_33610_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_15_139_reg_33240_reg[0]           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_4_load_17_reg_33605_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_15_138_reg_33230_reg[0]           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_3_load_17_reg_33600_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_137_reg_33220_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_2_load_17_reg_33595_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_136_reg_33210_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_1_load_17_reg_33590_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_135_reg_33200_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_0_load_17_reg_33585_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_134_reg_33190_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_7_load_16_reg_33580_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_133_reg_33180_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_6_load_16_reg_33575_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_132_reg_33170_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_5_load_16_reg_33570_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_131_reg_33160_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_4_load_16_reg_33565_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_130_reg_33150_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_3_load_16_reg_33560_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_129_reg_33140_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_2_load_16_reg_33555_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_128_reg_33130_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_1_load_16_reg_33550_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_127_reg_33120_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_0_load_16_reg_33545_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_126_reg_33110_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_7_load_15_reg_33540_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_125_reg_33100_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_6_load_15_reg_33535_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_124_reg_33090_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_5_load_15_reg_33530_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_123_reg_33080_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_hfETLUT_4_load_15_reg_33525_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_122_reg_33070_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_hfETLUT_3_load_15_reg_33520_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_121_reg_33060_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_hfETLUT_2_load_15_reg_33515_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_120_reg_33050_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_hfETLUT_1_load_15_reg_33510_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_119_reg_33040_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_hfETLUT_0_load_15_reg_33505_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_7_load_14_reg_33030_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_117_reg_32250_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_6_load_14_reg_33025_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_116_reg_32240_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_5_load_14_reg_33020_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_115_reg_32230_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_4_load_14_reg_33015_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_114_reg_32220_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_3_load_14_reg_33010_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_113_reg_32210_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_2_load_14_reg_33005_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_112_reg_32200_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_1_load_14_reg_33000_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_111_reg_32190_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_0_load_14_reg_32995_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_110_reg_32180_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_7_load_13_reg_32990_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_109_reg_32170_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_6_load_13_reg_32985_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_108_reg_32160_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_5_load_13_reg_32980_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_107_reg_32150_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_4_load_13_reg_32975_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_106_reg_32140_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_3_load_13_reg_32970_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_105_reg_32130_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_2_load_13_reg_32965_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_104_reg_32120_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_1_load_13_reg_32960_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_103_reg_32110_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_0_load_13_reg_32955_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_102_reg_32100_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_hfETLUT_7_load_12_reg_32950_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_101_reg_32090_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_6_load_12_reg_32945_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_100_reg_32080_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_5_load_12_reg_32940_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_15_99_reg_32070_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_4_load_12_reg_32935_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_98_reg_32060_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_3_load_12_reg_32930_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_97_reg_32050_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_2_load_12_reg_32925_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_96_reg_32040_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_1_load_12_reg_32920_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_95_reg_32030_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_0_load_12_reg_32915_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_11_reg_32020_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_93_reg_31240_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_6_load_11_reg_32015_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_92_reg_31230_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_5_load_11_reg_32010_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_91_reg_31220_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_4_load_11_reg_32005_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_90_reg_31210_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_3_load_11_reg_32000_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_89_reg_31200_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_2_load_11_reg_31995_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_88_reg_31190_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_1_load_11_reg_31990_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_87_reg_31180_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_0_load_11_reg_31985_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_86_reg_31170_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_7_load_10_reg_31980_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_85_reg_31160_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_6_load_10_reg_31975_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_84_reg_31150_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_5_load_10_reg_31970_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_83_reg_31140_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_4_load_10_reg_31965_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_82_reg_31130_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_3_load_10_reg_31960_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_81_reg_31120_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_hfETLUT_2_load_10_reg_31955_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_80_reg_31110_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_79_reg_31100_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_78_reg_31090_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_77_reg_31080_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_76_reg_31070_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_75_reg_31060_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_74_reg_31050_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_73_reg_31040_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_72_reg_31030_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_71_reg_31020_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_70_reg_30240_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_69_reg_30230_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_68_reg_30220_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_67_reg_30210_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_66_reg_30200_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_65_reg_30190_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_64_reg_30180_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_63_reg_30170_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_62_reg_30160_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_59_reg_30130_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_60_reg_30140_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_61_reg_30150_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_58_reg_30120_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_55_reg_30090_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_56_reg_30100_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_15_57_reg_30110_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_p_hfHT_1_79_reg_34355_reg[15]        | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_80_reg_28860_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_203_reg_31840_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_86_reg_29490_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_91_reg_29540_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_183_reg_31640_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_103_reg_29660_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_164_reg_30860_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_160_reg_30820_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_113_reg_29760_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_116_reg_29790_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_145_reg_30670_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_119_reg_29820_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_138_reg_30600_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_136_reg_30580_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_122_reg_29850_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_133_reg_30550_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_128_reg_30500_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_127_reg_30490_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_125_reg_30470_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_129_reg_30510_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_131_reg_30530_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_132_reg_30540_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_134_reg_30560_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_140_reg_30620_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_141_reg_30630_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_144_reg_30660_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_148_reg_30700_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_150_reg_30720_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_151_reg_30730_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_152_reg_30740_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_153_reg_30750_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_154_reg_30760_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_155_reg_30770_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_158_reg_30800_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_112_reg_29750_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_161_reg_30830_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_111_reg_29740_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_110_reg_29730_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_109_reg_29720_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_169_reg_31500_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_108_reg_29710_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_170_reg_31510_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_106_reg_29690_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_171_reg_31520_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_173_reg_31540_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_174_reg_31550_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_175_reg_31560_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_102_reg_29650_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_176_reg_31570_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_178_reg_31590_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_182_reg_31630_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_99_reg_29620_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_98_reg_29610_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_186_reg_31670_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_187_reg_31680_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_6_load_13_reg_32375_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_94_reg_29570_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_190_reg_31710_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_192_reg_31730_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_92_reg_29550_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_193_reg_31740_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_90_reg_29530_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_89_reg_29520_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_194_reg_31750_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_87_reg_29500_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_195_reg_31760_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_85_reg_29480_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_196_reg_31770_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_197_reg_31780_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_200_reg_31810_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_206_reg_31870_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_77_reg_28830_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_212_reg_32520_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_213_reg_32530_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_216_reg_32560_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_74_reg_28800_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_217_reg_32570_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_71_reg_28770_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_218_reg_32580_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_69_reg_28750_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_68_reg_28740_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_220_reg_32600_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_67_reg_28730_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_66_reg_28720_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_224_reg_32640_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_225_reg_32650_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_229_reg_32690_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_232_reg_32720_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_234_reg_32740_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_237_reg_32770_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_238_reg_32780_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_239_reg_32790_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_tmp_4_248_reg_32880_reg[0]           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_tmp_4_249_reg_32890_reg[0]           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_15_94_reg_31250_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_15_118_reg_32260_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_53_reg_28590_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_51_reg_28570_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_63_reg_28690_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter2_tmp_4_65_reg_28710_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_73_reg_28790_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_82_reg_28880_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_83_reg_29460_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_84_reg_29470_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_88_reg_29510_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_93_reg_29560_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_95_reg_29580_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_96_reg_29590_reg[0]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_105_reg_29680_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_tmp_4_107_reg_29700_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_115_reg_29780_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_118_reg_29810_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_124_reg_29870_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_126_reg_30480_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_tmp_4_130_reg_30520_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_135_reg_30570_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_137_reg_30590_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_147_reg_30690_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_tmp_4_149_reg_30710_reg[0]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_157_reg_30790_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_166_reg_30880_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_167_reg_31480_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_tmp_4_168_reg_31490_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_172_reg_31530_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_177_reg_31580_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_179_reg_31600_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_tmp_4_180_reg_31610_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_189_reg_31700_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_191_reg_31720_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_199_reg_31800_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_202_reg_31830_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_tmp_4_209_reg_32490_reg[0]            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_210_reg_32500_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_214_reg_32540_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_215_reg_32550_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_219_reg_32590_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_221_reg_32610_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_tmp_4_222_reg_32620_reg[0]           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_231_reg_32710_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_233_reg_32730_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_235_reg_32750_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_236_reg_32760_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_240_reg_32800_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_241_reg_32810_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_tmp_4_244_reg_32840_reg[0]           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_tmp_4_247_reg_32870_reg[0]           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_tmp_4_250_reg_32900_reg[0]           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_13_load_5_reg_29450_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_11_load_5_reg_29440_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_10_load_5_reg_29435_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_9_load_5_reg_29430_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_8_load_5_reg_29425_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_7_load_5_reg_29420_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_6_load_5_reg_29415_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_9_load_6_reg_30300_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_8_load_6_reg_30295_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_7_load_6_reg_30290_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_5_load_6_reg_30280_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_4_load_6_reg_30275_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_11_load_11_reg_31460_reg[9]  | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_9_load_11_reg_31450_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_8_load_11_reg_31445_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_7_load_11_reg_31440_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_7_load_10_reg_31370_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_6_load_10_reg_31365_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_5_load_10_reg_31360_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_3_load_10_reg_31350_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_2_load_10_reg_31345_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_3_load_9_reg_31280_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_2_load_9_reg_31275_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_1_load_9_reg_31270_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_0_load_9_reg_31265_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_13_load_8_reg_30460_reg[9]   | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_7_reg_30390_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_12_load_7_reg_30385_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_11_load_7_reg_30380_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_10_load_7_reg_30375_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_9_load_7_reg_30370_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_8_load_7_reg_30365_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_9_load_15_reg_33330_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_8_load_15_reg_33325_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_7_load_15_reg_33320_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_6_load_15_reg_33315_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_5_load_15_reg_33310_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_4_load_15_reg_33305_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_0_load_6_reg_30255_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_2_load_6_reg_30265_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_11_load_6_reg_30310_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_12_load_6_reg_30315_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_10_load_6_reg_30305_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_3_load_6_reg_30270_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_1_load_6_reg_30260_reg[9]    | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_rgnETLUT_12_load_5_reg_29445_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_5_load_14_reg_32440_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_4_load_14_reg_32435_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_10_load_12_reg_32325_reg[9]  | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_0_load_8_reg_30395_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_8_reg_30405_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_4_load_7_reg_30345_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_1_load_8_reg_30400_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_0_load_12_reg_32275_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_13_load_11_reg_31470_reg[9]  | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_5_load_11_reg_31430_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_4_load_11_reg_31425_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_3_load_11_reg_31420_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_10_load_10_reg_31385_reg[9]  | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_9_load_10_reg_31380_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_8_load_10_reg_31375_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_1_load_10_reg_31340_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_0_load_10_reg_31335_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_13_load_9_reg_31330_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_6_load_9_reg_31295_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_5_load_9_reg_31290_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_4_load_9_reg_31285_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_11_load_8_reg_30450_reg[9]   | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_9_load_8_reg_30440_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_10_load_15_reg_33335_reg[9] | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_rgnETLUT_3_load_15_reg_33300_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_rgnETLUT_2_load_15_reg_33295_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_rgnETLUT_1_load_15_reg_33290_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_4_load_8_reg_30415_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_6_load_8_reg_30425_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_8_load_8_reg_30435_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_7_load_8_reg_30430_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_5_load_8_reg_30420_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_3_load_8_reg_30410_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_8_load_9_reg_31305_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_9_load_9_reg_31310_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter5_rgnETLUT_7_load_9_reg_31300_reg[9]    | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_8_load_14_reg_32455_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_7_load_14_reg_32450_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_6_load_14_reg_32445_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_9_load_12_reg_32320_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_8_load_12_reg_32315_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_7_load_12_reg_32310_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_10_load_9_reg_31315_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_12_load_9_reg_31325_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_11_load_10_reg_31390_reg[9]  | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_13_load_10_reg_31400_reg[9]  | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_12_load_10_reg_31395_reg[9]  | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter6_rgnETLUT_11_load_9_reg_31320_reg[9]   | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_3_load_12_reg_32290_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_2_load_12_reg_32285_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_1_load_12_reg_32280_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_2_load_11_reg_31415_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_1_load_11_reg_31410_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_0_load_11_reg_31405_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter10_rgnETLUT_0_load_15_reg_33285_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_13_load_14_reg_32480_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_12_load_14_reg_32475_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter7_rgnETLUT_5_load_12_reg_32300_reg[9]   | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_5_load_17_reg_33450_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_4_load_17_reg_33445_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_11_load_14_reg_32470_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_9_load_14_reg_32460_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter13_rgnETLUT_13_load_17_reg_33490_reg[9] | 12     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_8_load_17_reg_33465_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_7_load_17_reg_33460_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_10_load_17_reg_33475_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_11_load_17_reg_33480_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_9_load_17_reg_33470_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_3_load_14_reg_32430_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_2_load_14_reg_32425_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_1_load_14_reg_32420_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_0_load_14_reg_32415_reg[9]   | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_13_load_13_reg_32410_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_12_load_13_reg_32405_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter9_rgnETLUT_11_load_13_reg_32400_reg[9]  | 9      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_10_load_13_reg_32395_reg[9]  | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_9_load_13_reg_32390_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_8_load_13_reg_32385_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_7_load_13_reg_32380_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_5_load_13_reg_32370_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_3_load_13_reg_32360_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_2_load_13_reg_32355_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_1_load_13_reg_32350_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_0_load_13_reg_32345_reg[9]   | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_13_load_12_reg_32340_reg[9]  | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_12_load_12_reg_32335_reg[9]  | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter8_rgnETLUT_11_load_12_reg_32330_reg[9]  | 8      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_72_reg_28780_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_3_load_17_reg_33440_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_2_load_17_reg_33435_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_1_load_17_reg_33430_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_0_load_17_reg_33425_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_13_load_16_reg_33420_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_12_load_16_reg_33415_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_11_load_16_reg_33410_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_10_load_16_reg_33405_reg[9] | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_9_load_16_reg_33400_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter12_rgnETLUT_8_load_16_reg_33395_reg[9]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_7_load_16_reg_33390_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_6_load_16_reg_33385_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_5_load_16_reg_33380_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_3_load_16_reg_33370_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_2_load_16_reg_33365_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_1_load_16_reg_33360_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_0_load_16_reg_33355_reg[9]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_13_load_15_reg_33350_reg[9] | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_12_load_15_reg_33345_reg[9] | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter11_rgnETLUT_11_load_15_reg_33340_reg[9] | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_75_reg_28810_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter3_tmp_4_78_reg_28840_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_7_load_7_reg_30360_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_6_load_7_reg_30355_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_5_load_7_reg_30350_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_3_load_7_reg_30340_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_2_load_7_reg_30335_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_1_load_7_reg_30330_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_0_load_7_reg_30325_reg[9]    | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|MakeHT      | ap_pipeline_reg_pp0_iter4_rgnETLUT_13_load_6_reg_30320_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  3292|
|2     |LUT1        |  6174|
|3     |LUT2        |  4926|
|4     |LUT3        |   531|
|5     |LUT4        |  3656|
|6     |LUT5        |  1079|
|7     |LUT6        |  2350|
|8     |MUXF7       |    60|
|9     |RAMB18E1    |     2|
|10    |RAMB18E1_1  |     4|
|11    |RAMB18E1_10 |     3|
|12    |RAMB18E1_11 |     2|
|13    |RAMB18E1_12 |     2|
|14    |RAMB18E1_13 |     2|
|15    |RAMB18E1_2  |     4|
|16    |RAMB18E1_3  |     4|
|17    |RAMB18E1_4  |     4|
|18    |RAMB18E1_5  |     2|
|19    |RAMB18E1_6  |     2|
|20    |RAMB18E1_7  |     4|
|21    |RAMB18E1_8  |     3|
|22    |RAMB18E1_9  |     3|
|23    |SRL16E      |  2684|
|24    |FDRE        | 10612|
|25    |FDSE        |    17|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------+------+
|      |Instance                     |Module                   |Cells |
+------+-----------------------------+-------------------------+------+
|1     |top                          |                         | 35422|
|2     |  hfETLUT_0_U                |MakeHT_rgnETLUT_0        |    93|
|3     |    MakeHT_rgnETLUT_0_rom_U  |MakeHT_rgnETLUT_0_rom_15 |    93|
|4     |  hfETLUT_1_U                |MakeHT_rgnETLUT_1        |   212|
|5     |    MakeHT_rgnETLUT_1_rom_U  |MakeHT_rgnETLUT_1_rom_14 |   212|
|6     |  hfETLUT_2_U                |MakeHT_rgnETLUT_2        |   122|
|7     |    MakeHT_rgnETLUT_2_rom_U  |MakeHT_rgnETLUT_2_rom_13 |   122|
|8     |  hfETLUT_3_U                |MakeHT_rgnETLUT_3        |    93|
|9     |    MakeHT_rgnETLUT_3_rom_U  |MakeHT_rgnETLUT_3_rom_12 |    93|
|10    |  hfETLUT_4_U                |MakeHT_rgnETLUT_4        |    92|
|11    |    MakeHT_rgnETLUT_4_rom_U  |MakeHT_rgnETLUT_4_rom_11 |    92|
|12    |  hfETLUT_5_U                |MakeHT_rgnETLUT_5        |   125|
|13    |    MakeHT_rgnETLUT_5_rom_U  |MakeHT_rgnETLUT_5_rom_10 |   125|
|14    |  hfETLUT_6_U                |MakeHT_rgnETLUT_6        |    93|
|15    |    MakeHT_rgnETLUT_6_rom_U  |MakeHT_rgnETLUT_6_rom_9  |    93|
|16    |  hfETLUT_7_U                |MakeHT_rgnETLUT_7        |    93|
|17    |    MakeHT_rgnETLUT_7_rom_U  |MakeHT_rgnETLUT_7_rom_8  |    93|
|18    |  rgnETLUT_0_U               |MakeHT_rgnETLUT_0_0      |    93|
|19    |    MakeHT_rgnETLUT_0_rom_U  |MakeHT_rgnETLUT_0_rom    |    93|
|20    |  rgnETLUT_10_U              |MakeHT_rgnETLUT_10       |    95|
|21    |    MakeHT_rgnETLUT_10_rom_U |MakeHT_rgnETLUT_10_rom   |    95|
|22    |  rgnETLUT_11_U              |MakeHT_rgnETLUT_11       |    96|
|23    |    MakeHT_rgnETLUT_11_rom_U |MakeHT_rgnETLUT_11_rom   |    96|
|24    |  rgnETLUT_12_U              |MakeHT_rgnETLUT_12       |    92|
|25    |    MakeHT_rgnETLUT_12_rom_U |MakeHT_rgnETLUT_12_rom   |    92|
|26    |  rgnETLUT_13_U              |MakeHT_rgnETLUT_13       |    92|
|27    |    MakeHT_rgnETLUT_13_rom_U |MakeHT_rgnETLUT_13_rom   |    92|
|28    |  rgnETLUT_1_U               |MakeHT_rgnETLUT_1_1      |    62|
|29    |    MakeHT_rgnETLUT_1_rom_U  |MakeHT_rgnETLUT_1_rom    |    62|
|30    |  rgnETLUT_2_U               |MakeHT_rgnETLUT_2_2      |    61|
|31    |    MakeHT_rgnETLUT_2_rom_U  |MakeHT_rgnETLUT_2_rom    |    61|
|32    |  rgnETLUT_3_U               |MakeHT_rgnETLUT_3_3      |    92|
|33    |    MakeHT_rgnETLUT_3_rom_U  |MakeHT_rgnETLUT_3_rom    |    92|
|34    |  rgnETLUT_4_U               |MakeHT_rgnETLUT_4_4      |    94|
|35    |    MakeHT_rgnETLUT_4_rom_U  |MakeHT_rgnETLUT_4_rom    |    94|
|36    |  rgnETLUT_5_U               |MakeHT_rgnETLUT_5_5      |    61|
|37    |    MakeHT_rgnETLUT_5_rom_U  |MakeHT_rgnETLUT_5_rom    |    61|
|38    |  rgnETLUT_6_U               |MakeHT_rgnETLUT_6_6      |    92|
|39    |    MakeHT_rgnETLUT_6_rom_U  |MakeHT_rgnETLUT_6_rom    |    92|
|40    |  rgnETLUT_7_U               |MakeHT_rgnETLUT_7_7      |    92|
|41    |    MakeHT_rgnETLUT_7_rom_U  |MakeHT_rgnETLUT_7_rom    |    92|
|42    |  rgnETLUT_8_U               |MakeHT_rgnETLUT_8        |    92|
|43    |    MakeHT_rgnETLUT_8_rom_U  |MakeHT_rgnETLUT_8_rom    |    92|
|44    |  rgnETLUT_9_U               |MakeHT_rgnETLUT_9        |    92|
|45    |    MakeHT_rgnETLUT_9_rom_U  |MakeHT_rgnETLUT_9_rom    |    92|
+------+-----------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1911.098 ; gain = 992.344 ; free physical = 228 ; free virtual = 33608
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1911.098 ; gain = 371.117 ; free physical = 228 ; free virtual = 33608
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1911.102 ; gain = 992.348 ; free physical = 229 ; free virtual = 33609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MakeHT' is not ideal for floorplanning, since the cellview 'MakeHT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1961.117 ; gain = 972.824 ; free physical = 229 ; free virtual = 33610
INFO: [Common 17-1381] The checkpoint '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/synth_1/MakeHT.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1991.129 ; gain = 0.000 ; free physical = 305 ; free virtual = 33610
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 12:39:10 2018...
[Tue Aug 21 12:39:12 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.13 ; elapsed = 00:01:52 . Memory (MB): peak = 1024.910 ; gain = 3.840 ; free physical = 1339 ; free virtual = 34639
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1927-2
INFO: [Netlist 29-17] Analyzing 3292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MakeHT' is not ideal for floorplanning, since the cellview 'MakeHT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc:2]
Finished Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.855 ; gain = 512.945 ; free physical = 897 ; free virtual = 34197
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1537.855 ; gain = 0.000 ; free physical = 897 ; free virtual = 34197
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2289.637 ; gain = 751.781 ; free physical = 288 ; free virtual = 33588
[Tue Aug 21 12:39:47 2018] Launched impl_1...
Run output will be captured here: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Tue Aug 21 12:39:47 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log MakeHT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MakeHT.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MakeHT.tcl -notrace
Command: open_checkpoint /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 984.254 ; gain = 0.000 ; free physical = 218 ; free virtual = 33388
INFO: [Netlist 29-17] Analyzing 3292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MakeHT' is not ideal for floorplanning, since the cellview 'MakeHT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-31970-pcminn34.cern.ch/dcp/MakeHT.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc:2]
Finished Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-31970-pcminn34.cern.ch/dcp/MakeHT.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1454.965 ; gain = 470.715 ; free physical = 317 ; free virtual = 32953
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -598 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1577.004 ; gain = 112.035 ; free physical = 288 ; free virtual = 32925
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: eaf0931d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105f7b528

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 219 ; free virtual = 32375

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 105f7b528

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 215 ; free virtual = 32372

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8372 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 12ed020e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 214 ; free virtual = 32371

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 12ed020e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 214 ; free virtual = 32371

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 214 ; free virtual = 32371
Ending Logic Optimization Task | Checksum: 12ed020e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2204.230 ; gain = 0.000 ; free physical = 214 ; free virtual = 32371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 12ed020e4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 216 ; free virtual = 32130
Ending Power Optimization Task | Checksum: 12ed020e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.379 ; gain = 434.148 ; free physical = 216 ; free virtual = 32130
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2638.379 ; gain = 1183.410 ; free physical = 216 ; free virtual = 32130
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 299 ; free virtual = 32126
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -598 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 295 ; free virtual = 32122
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 295 ; free virtual = 32122

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bdf39fe3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 293 ; free virtual = 32120

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 17bc2c714

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 266 ; free virtual = 32094

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17bc2c714

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 266 ; free virtual = 32094
Phase 1 Placer Initialization | Checksum: 17bc2c714

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2638.379 ; gain = 0.000 ; free physical = 252 ; free virtual = 32079

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10f8c3206

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 236 ; free virtual = 32063

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10f8c3206

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 236 ; free virtual = 32063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25ee538f7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29d3093d0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ed06f2b2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e318da7f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f4b766d0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ceb44fd6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fbea62c1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
Phase 3 Detail Placement | Checksum: 1fbea62c1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.322. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1567081c8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
Phase 4.1 Post Commit Optimization | Checksum: 1567081c8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1567081c8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1567081c8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14b1c4d91

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b1c4d91

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
Ending Placer Task | Checksum: e35fbaa1

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2675.418 ; gain = 37.039 ; free physical = 251 ; free virtual = 32079
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 233 ; free virtual = 32081
INFO: [Common 17-1381] The checkpoint '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 281 ; free virtual = 32079
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 280 ; free virtual = 32079
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 280 ; free virtual = 32079
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -598 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 280 ; free virtual = 32079

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: b6caf05c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 280 ; free virtual = 32079
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 152e17585

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 279 ; free virtual = 32079
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 279 ; free virtual = 32079
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.418 ; gain = 0.000 ; free physical = 216 ; free virtual = 32080
INFO: [Common 17-1381] The checkpoint '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -598 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6b95a604 ConstDB: 0 ShapeSum: 398e1073 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rgnET_217[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_217[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_175[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_175[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_132[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_132[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_81[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_81[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_39[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_39[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_123[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_123[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_165[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_165[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_249[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_249[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_81[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_81[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_39[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_39[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_123[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_123[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_165[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_165[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_249[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_249[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_81[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_81[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_39[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_39[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_123[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_123[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_165[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_165[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_249[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_249[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_130[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_130[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_124[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_124[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_166[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_166[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_250[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_250[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_40[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_40[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_82[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_82[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_124[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_124[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_166[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_166[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_250[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_250[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_40[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_40[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_82[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_82[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_169[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_169[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_207[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_207[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_166[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_166[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgnET_208[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgnET_208[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e123b513

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2945.508 ; gain = 270.090 ; free physical = 224 ; free virtual = 31732

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e123b513

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2945.508 ; gain = 270.090 ; free physical = 224 ; free virtual = 31732

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e123b513

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2945.508 ; gain = 270.090 ; free physical = 230 ; free virtual = 31701

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e123b513

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2945.508 ; gain = 270.090 ; free physical = 230 ; free virtual = 31701
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1794a6947

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2984.070 ; gain = 308.652 ; free physical = 224 ; free virtual = 31653
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.477  | TNS=0.000  | WHS=-0.243 | THS=-343.859|

Phase 2 Router Initialization | Checksum: 1dec2692f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2984.070 ; gain = 308.652 ; free physical = 226 ; free virtual = 31655

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13288f46b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 276 ; free virtual = 31628

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1612
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 213beea74

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.971  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 168aa2c93

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
Phase 4 Rip-up And Reroute | Checksum: 168aa2c93

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12cae03b3

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.971  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12cae03b3

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cae03b3

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
Phase 5 Delay and Skew Optimization | Checksum: 12cae03b3

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e129509a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.971  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131b666df

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
Phase 6 Post Hold Fix | Checksum: 131b666df

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.527039 %
  Global Horizontal Routing Utilization  = 0.628067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16c525188

Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16c525188

Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13701ac87

Time (s): cpu = 00:01:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.971  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13701ac87

Time (s): cpu = 00:01:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2990.363 ; gain = 314.945 ; free physical = 275 ; free virtual = 31626
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3020.375 ; gain = 0.000 ; free physical = 230 ; free virtual = 31626
INFO: [Common 17-1381] The checkpoint '/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.379 ; gain = 30.016 ; free physical = 289 ; free virtual = 31624
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/project.runs/impl_1/MakeHT_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file MakeHT_power_routed.rpt -pb MakeHT_power_summary_routed.pb -rpx MakeHT_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 12:42:34 2018...
[Tue Aug 21 12:42:39 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.13 ; elapsed = 00:02:52 . Memory (MB): peak = 2362.648 ; gain = 7.996 ; free physical = 2256 ; free virtual = 33605
INFO: [Netlist 29-17] Analyzing 3292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MakeHT' is not ideal for floorplanning, since the cellview 'MakeHT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/.Xil/Vivado-31628-pcminn34.cern.ch/dcp/MakeHT.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/MakeHT.xdc:2]
Finished Parsing XDC File [/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/impl/vhdl/.Xil/Vivado-31628-pcminn34.cern.ch/dcp/MakeHT.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2515.484 ; gain = 31.672 ; free physical = 2020 ; free virtual = 33447
Restored from archive | CPU: 0.980000 secs | Memory: 30.354370 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2515.484 ; gain = 31.672 ; free physical = 2020 ; free virtual = 33447
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.484 ; gain = 152.836 ; free physical = 2097 ; free virtual = 33446
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.965 ; gain = 3.961 ; free physical = 1942 ; free virtual = 33290


Implementation tool: Xilinx Vivado v.2016.4
Project:             MakeHT
Solution:            solution1
Device target:       xc7vx690tffg1927-2
Report date:         Tue Aug 21 12:42:50 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         5333
LUT:          16912
FF:           10629
DSP:              0
BRAM:            41
SRL:           1724
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.866
CP achieved post-implemetation:    9.029
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 12:42:50 2018...
