// Seed: 1904936673
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    output tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  assign id_5 = -1 - id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign id_2 = 1 && 1 == -1 && id_1;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire id_5;
  assign id_2 = id_1;
endmodule
module module_2 (
    input  tri1 id_0,
    output tri  id_1,
    output wire id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = (id_4) - id_4;
  not primCall (id_1, id_0);
endmodule
