module Signed_Divider(A,B,Q);
	input  signed [15:0]A;
	input  signed [15:0]B;
	output signed [15:0]C;
	
endmodule 