# wisc-proc5
A pure verilog implementation of 5 stage pipelined processor based on the subset of MIPS ISA .

It includes:
1. Src verilog code
2. Verification infrastructure with testbenches
3. Synthesis results generated with an internal library
