Analysis & Synthesis report for DE2_TOP
Thu Jan 31 13:52:39 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated
 16. Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated
 17. Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated
 18. Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated
 19. Source assignments for minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated
 20. Source assignments for minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated
 21. Source assignments for char_rom:rom1|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated
 22. Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated
 23. Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated
 24. Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated
 25. Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_TOP
 27. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: VGA_Controller:u1
 29. Parameter Settings for User Entity Instance: char_rom:rom1
 30. Parameter Settings for User Entity Instance: minicpu:cpu1|stackm:stackm0
 31. Parameter Settings for User Entity Instance: minicpu:cpu1|dpram:dpram0
 32. Parameter Settings for User Entity Instance: minicpu:cpu2|stackm:stackm0
 33. Parameter Settings for User Entity Instance: minicpu:cpu2|dpram:dpram0
 34. Parameter Settings for User Entity Instance: minicpu:cpu3|stackm:stackm0
 35. Parameter Settings for User Entity Instance: minicpu:cpu3|dpram:dpram0
 36. Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0
 37. Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1
 38. Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0
 39. Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1
 40. Parameter Settings for Inferred Entity Instance: minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0
 41. Parameter Settings for Inferred Entity Instance: minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1
 42. Parameter Settings for Inferred Entity Instance: char_rom:rom1|altsyncram:mem_rtl_0
 43. Parameter Settings for Inferred Entity Instance: minicpu:cpu3|alu:alu0|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: minicpu:cpu2|alu:alu0|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: minicpu:cpu1|alu:alu0|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0
 47. Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0
 48. Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0
 49. Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0
 50. altpll Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "minicpu:cpu3"
 54. Port Connectivity Checks: "minicpu:cpu2"
 55. Port Connectivity Checks: "minicpu:cpu1|dpram:dpram0"
 56. Port Connectivity Checks: "minicpu:cpu1|alu:alu0|signed_mult:m_10_8"
 57. Port Connectivity Checks: "minicpu:cpu1|statef:statef0"
 58. Port Connectivity Checks: "minicpu:cpu1"
 59. Port Connectivity Checks: "char_rom:rom1"
 60. Port Connectivity Checks: "VGA_Controller:u1"
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 31 13:52:38 2013     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_TOP                                   ;
; Top-level Entity Name              ; DE2_TOP                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 5,536                                     ;
;     Total combinational functions  ; 5,367                                     ;
;     Dedicated logic registers      ; 1,355                                     ;
; Total registers                    ; 1355                                      ;
; Total pins                         ; 425                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 434,176                                   ;
; Embedded Multiplier 9-bit elements ; 6                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_TOP            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File                  ; Z:/ece5760/lab2/VGA_m4k/VGA_Controller/VGA_Controller.v              ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; Z:/ece5760/lab2/VGA_m4k/Reset_Delay.v                                ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; Z:/ece5760/lab2/VGA_m4k/VGA_Audio_PLL.v                              ;
; VGA_sram_3cpu_fast_sw_char.v     ; yes             ; User Verilog HDL File                  ; Z:/ece5760/lab2/VGA_m4k/VGA_sram_3cpu_fast_sw_char.v                 ;
; vga_controller/vga_param.h       ; yes             ; Auto-Found Unspecified File            ; Z:/ece5760/lab2/VGA_m4k/vga_controller/vga_param.h                   ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc        ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_78l1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/altsyncram_78l1.tdf                       ;
; stack_three_vga_sram_access.mif  ; yes             ; Auto-Found Memory Initialization File  ; Z:/ece5760/lab2/VGA_m4k/stack_three_vga_sram_access.mif              ;
; db/altsyncram_kd61.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/altsyncram_kd61.tdf                       ;
; font_rom.mif                     ; yes             ; Auto-Found Memory Initialization File  ; Z:/ece5760/lab2/VGA_m4k/font_rom.mif                                 ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc          ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc          ;
; db/mult_t8t.tdf                  ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/mult_t8t.tdf                              ;
; db/altsyncram_cb93.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/altsyncram_cb93.tdf                       ;
; db/decode_9oa.tdf                ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/decode_9oa.tdf                            ;
; db/mux_akb.tdf                   ; yes             ; Auto-Generated Megafunction            ; Z:/ece5760/lab2/VGA_m4k/db/mux_akb.tdf                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 5,536                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 5367                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 3339                                           ;
;     -- 3 input functions                    ; 1716                                           ;
;     -- <=2 input functions                  ; 312                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 5085                                           ;
;     -- arithmetic mode                      ; 282                                            ;
;                                             ;                                                ;
; Total registers                             ; 1355                                           ;
;     -- Dedicated logic registers            ; 1355                                           ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 425                                            ;
; Total memory bits                           ; 434176                                         ;
; Embedded Multiplier 9-bit elements          ; 6                                              ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1947                                           ;
; Total fan-out                               ; 33925                                          ;
; Average fan-out                             ; 4.38                                           ;
+---------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                           ; 5367 (549)        ; 1355 (137)   ; 434176      ; 6            ; 0       ; 3         ; 425  ; 0            ; |DE2_TOP                                                                                                                                                         ;              ;
;    |Reset_Delay:r0|                                ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|Reset_Delay:r0                                                                                                                                          ;              ;
;    |VGA_Audio_PLL:p1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1                                                                                                                                        ;              ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                ;              ;
;    |VGA_Controller:u1|                             ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Controller:u1                                                                                                                                       ;              ;
;    |char_rom:rom1|                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|char_rom:rom1                                                                                                                                           ;              ;
;       |altsyncram:mem_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|char_rom:rom1|altsyncram:mem_rtl_0                                                                                                                      ;              ;
;          |altsyncram_kd61:auto_generated|          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|char_rom:rom1|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated                                                                                       ;              ;
;    |colormap:cmap|                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|colormap:cmap                                                                                                                                           ;              ;
;    |minicpu:cpu1|                                  ; 1442 (372)        ; 384 (83)     ; 139264      ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1                                                                                                                                            ;              ;
;       |alu:alu0|                                   ; 335 (335)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|alu:alu0                                                                                                                                   ;              ;
;          |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|alu:alu0|lpm_mult:Mult0                                                                                                                    ;              ;
;             |mult_t8t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|alu:alu0|lpm_mult:Mult0|mult_t8t:auto_generated                                                                                            ;              ;
;       |dpram:dpram0|                               ; 0 (0)             ; 0 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|dpram:dpram0                                                                                                                               ;              ;
;          |altsyncram:mem_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated                                                                           ;              ;
;          |altsyncram:mem_rtl_1|                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated                                                                           ;              ;
;       |stackm:stackm0|                             ; 733 (733)         ; 299 (299)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|stackm:stackm0                                                                                                                             ;              ;
;       |statef:statef0|                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu1|statef:statef0                                                                                                                             ;              ;
;    |minicpu:cpu2|                                  ; 1611 (384)        ; 377 (72)     ; 139264      ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2                                                                                                                                            ;              ;
;       |alu:alu0|                                   ; 318 (318)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|alu:alu0                                                                                                                                   ;              ;
;          |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|alu:alu0|lpm_mult:Mult0                                                                                                                    ;              ;
;             |mult_t8t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|alu:alu0|lpm_mult:Mult0|mult_t8t:auto_generated                                                                                            ;              ;
;       |dpram:dpram0|                               ; 179 (0)           ; 6 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0                                                                                                                               ;              ;
;          |altsyncram:mem_rtl_0|                    ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_cb93:auto_generated| ; 90 (0)            ; 3 (3)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated                    ;              ;
;                      |mux_akb:mux3|                ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|mux_akb:mux3       ;              ;
;          |altsyncram:mem_rtl_1|                    ; 89 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 89 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 89 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_cb93:auto_generated| ; 89 (0)            ; 3 (3)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated                    ;              ;
;                      |decode_9oa:decode2|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|decode_9oa:decode2 ;              ;
;                      |mux_akb:mux3|                ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|mux_akb:mux3       ;              ;
;       |stackm:stackm0|                             ; 730 (730)         ; 299 (299)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu2|stackm:stackm0                                                                                                                             ;              ;
;    |minicpu:cpu3|                                  ; 1640 (376)        ; 377 (72)     ; 139264      ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3                                                                                                                                            ;              ;
;       |alu:alu0|                                   ; 318 (318)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|alu:alu0                                                                                                                                   ;              ;
;          |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|alu:alu0|lpm_mult:Mult0                                                                                                                    ;              ;
;             |mult_t8t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|alu:alu0|lpm_mult:Mult0|mult_t8t:auto_generated                                                                                            ;              ;
;       |dpram:dpram0|                               ; 183 (0)           ; 6 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0                                                                                                                               ;              ;
;          |altsyncram:mem_rtl_0|                    ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 90 (0)            ; 3 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_cb93:auto_generated| ; 90 (0)            ; 3 (3)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated                    ;              ;
;                      |mux_akb:mux3|                ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|mux_akb:mux3       ;              ;
;          |altsyncram:mem_rtl_1|                    ; 93 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1                                                                                                          ;              ;
;             |altsyncram_78l1:auto_generated|       ; 93 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 93 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_cb93:auto_generated| ; 93 (0)            ; 3 (3)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated                    ;              ;
;                      |decode_9oa:decode2|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|decode_9oa:decode2 ;              ;
;                      |mux_akb:mux3|                ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|mux_akb:mux3       ;              ;
;       |stackm:stackm0|                             ; 763 (763)         ; 299 (299)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|minicpu:cpu3|stackm:stackm0                                                                                                                             ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; Name                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; char_rom:rom1|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ALTSYNCRAM                                                                    ; M4K  ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; font_rom.mif                    ;
; minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
; minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728 ; stack_three_vga_sram_access.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------+
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |DE2_TOP|VGA_Audio_PLL:p1 ; Z:/ece5760/lab2/VGA_m4k/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+----------------------------------------+--------------------------------------------------+
; Register name                          ; Reason for Removal                               ;
+----------------------------------------+--------------------------------------------------+
; VGA_Controller:u1|Cur_Color_R[0..3]    ; Merged with VGA_Controller:u1|Cur_Color_R[4]     ;
; VGA_Controller:u1|Cur_Color_G[0..3]    ; Merged with VGA_Controller:u1|Cur_Color_G[4]     ;
; VGA_Controller:u1|Cur_Color_B[0..3]    ; Merged with VGA_Controller:u1|Cur_Color_B[4]     ;
; minicpu:cpu3|stackm:stackm0|addra[0]   ; Merged with minicpu:cpu3|stackm:stackm0|addrb[0] ;
; minicpu:cpu2|stackm:stackm0|addra[0]   ; Merged with minicpu:cpu2|stackm:stackm0|addrb[0] ;
; minicpu:cpu1|stackm:stackm0|addra[0]   ; Merged with minicpu:cpu1|stackm:stackm0|addrb[0] ;
; minicpu:cpu2|statef:statef0|cs[0]      ; Merged with minicpu:cpu1|statef:statef0|cs[0]    ;
; minicpu:cpu3|statef:statef0|cs[0]      ; Merged with minicpu:cpu1|statef:statef0|cs[0]    ;
; minicpu:cpu2|statef:statef0|cs[1]      ; Merged with minicpu:cpu1|statef:statef0|cs[1]    ;
; minicpu:cpu3|statef:statef0|cs[1]      ; Merged with minicpu:cpu1|statef:statef0|cs[1]    ;
; Total Number of Removed Registers = 19 ;                                                  ;
+----------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1355  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 917   ;
; Number of registers using Asynchronous Clear ; 112   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 304   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-------------------------------------+-------------------------------------+------+
; Register Name                       ; Megafunction                        ; Type ;
+-------------------------------------+-------------------------------------+------+
; minicpu:cpu3|dpram:dpram0|q1[0..17] ; minicpu:cpu3|dpram:dpram0|mem_rtl_0 ; RAM  ;
; minicpu:cpu3|dpram:dpram0|q2[0..15] ; minicpu:cpu3|dpram:dpram0|mem_rtl_1 ; RAM  ;
; minicpu:cpu2|dpram:dpram0|q1[0..17] ; minicpu:cpu2|dpram:dpram0|mem_rtl_0 ; RAM  ;
; minicpu:cpu2|dpram:dpram0|q2[0..15] ; minicpu:cpu2|dpram:dpram0|mem_rtl_1 ; RAM  ;
; minicpu:cpu1|dpram:dpram0|q1[0..17] ; minicpu:cpu1|dpram:dpram0|mem_rtl_0 ; RAM  ;
; minicpu:cpu1|dpram:dpram0|q2[0..15] ; minicpu:cpu1|dpram:dpram0|mem_rtl_1 ; RAM  ;
; char_rom:rom1|q[0..7]               ; char_rom:rom1|mem_rtl_0             ; RAM  ;
+-------------------------------------+-------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE2_TOP|VGA_Controller:u1|Cur_Color_B[7] ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE2_TOP|VGA_Controller:u1|Cur_Color_B[6] ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE2_TOP|VGA_Controller:u1|Cur_Color_G[8] ;                            ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; |DE2_TOP|sram_addr_reg[3]                 ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE2_TOP|cpu1_wait[0]                     ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE2_TOP|cpu2_wait[1]                     ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |DE2_TOP|cpu3_wait[2]                     ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE2_TOP|sram_lb                          ;                            ;
; 9:1                ; 15 bits   ; 90 LEs        ; 15 LEs               ; 75 LEs                 ; |DE2_TOP|cpu1_sram_data[3]                ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |DE2_TOP|cpu1_mwait[3]                    ;                            ;
; 12:1               ; 15 bits   ; 120 LEs       ; 15 LEs               ; 105 LEs                ; |DE2_TOP|cpu2_sram_data[10]               ;                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; |DE2_TOP|cpu2_mwait[2]                    ;                            ;
; 15:1               ; 15 bits   ; 150 LEs       ; 15 LEs               ; 135 LEs                ; |DE2_TOP|cpu3_sram_data[12]               ;                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; |DE2_TOP|cpu3_mwait[1]                    ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; |DE2_TOP|sram_data_reg[0]                 ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu3|abus[11]            ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu2|abus[10]            ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu1|abus[9]             ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu3|pcnext[5]           ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu2|pcnext[11]          ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_TOP|minicpu:cpu1|pcnext[3]           ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu3|alu:alu0|Add2       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu3|alu:alu0|Add2       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu2|alu:alu0|Add2       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu2|alu:alu0|Add2       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu1|alu:alu0|Add2       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu1|alu:alu0|Add2       ;                            ;
; 34:1               ; 2 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[8]             ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[16]            ;                            ;
; 34:1               ; 2 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[9]             ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[16]            ;                            ;
; 34:1               ; 2 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[8]             ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[17]            ;                            ;
; 35:1               ; 4 bits    ; 92 LEs        ; 56 LEs               ; 36 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[7]             ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 22 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[13]            ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[11]            ;                            ;
; 35:1               ; 4 bits    ; 92 LEs        ; 56 LEs               ; 36 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[7]             ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 22 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[12]            ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[10]            ;                            ;
; 35:1               ; 4 bits    ; 92 LEs        ; 60 LEs               ; 32 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[7]             ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 22 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[12]            ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[11]            ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[2]             ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu3|dbus[15]            ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[2]             ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu2|dbus[15]            ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[2]             ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |DE2_TOP|minicpu:cpu1|dbus[15]            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for char_rom:rom1|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_TOP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; wait_time      ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 28                ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 28                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 4960              ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:rom1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DWIDTH         ; 8     ; Signed Integer                    ;
; AWIDTH         ; 11    ; Signed Integer                    ;
; WORDS          ; 2048  ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu1|stackm:stackm0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AWIDTH         ; 4     ; Signed Integer                                  ;
; N              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu1|dpram:dpram0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DWIDTH         ; 18    ; Signed Integer                                ;
; AWIDTH         ; 12    ; Signed Integer                                ;
; WORDS          ; 4096  ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu2|stackm:stackm0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AWIDTH         ; 4     ; Signed Integer                                  ;
; N              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu2|dpram:dpram0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DWIDTH         ; 18    ; Signed Integer                                ;
; AWIDTH         ; 12    ; Signed Integer                                ;
; WORDS          ; 4096  ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu3|stackm:stackm0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AWIDTH         ; 4     ; Signed Integer                                  ;
; N              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minicpu:cpu3|dpram:dpram0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DWIDTH         ; 18    ; Signed Integer                                ;
; AWIDTH         ; 12    ; Signed Integer                                ;
; WORDS          ; 4096  ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1 ;
+------------------------------------+---------------------------------+--------------------------+
; Parameter Name                     ; Value                           ; Type                     ;
+------------------------------------+---------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                  ;
; WIDTH_A                            ; 18                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                              ; Untyped                  ;
; NUMWORDS_A                         ; 4096                            ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                  ;
; WIDTH_B                            ; 18                              ; Untyped                  ;
; WIDTHAD_B                          ; 12                              ; Untyped                  ;
; NUMWORDS_B                         ; 4096                            ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                  ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_78l1                 ; Untyped                  ;
+------------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: char_rom:rom1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 11                   ; Untyped                 ;
; NUMWORDS_A                         ; 2048                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; font_rom.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_kd61      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu3|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------+
; Parameter Name                                 ; Value      ; Type                    ;
+------------------------------------------------+------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 18         ; Untyped                 ;
; LPM_WIDTHB                                     ; 18         ; Untyped                 ;
; LPM_WIDTHP                                     ; 36         ; Untyped                 ;
; LPM_WIDTHR                                     ; 36         ; Untyped                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                 ;
; LATENCY                                        ; 0          ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                 ;
; USE_EAB                                        ; OFF        ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_t8t   ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                 ;
+------------------------------------------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu2|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------+
; Parameter Name                                 ; Value      ; Type                    ;
+------------------------------------------------+------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 18         ; Untyped                 ;
; LPM_WIDTHB                                     ; 18         ; Untyped                 ;
; LPM_WIDTHP                                     ; 36         ; Untyped                 ;
; LPM_WIDTHR                                     ; 36         ; Untyped                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                 ;
; LATENCY                                        ; 0          ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                 ;
; USE_EAB                                        ; OFF        ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_t8t   ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                 ;
+------------------------------------------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu1|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------+
; Parameter Name                                 ; Value      ; Type                    ;
+------------------------------------------------+------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 18         ; Untyped                 ;
; LPM_WIDTHB                                     ; 18         ; Untyped                 ;
; LPM_WIDTHP                                     ; 36         ; Untyped                 ;
; LPM_WIDTHR                                     ; 36         ; Untyped                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                 ;
; LATENCY                                        ; 0          ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                 ;
; USE_EAB                                        ; OFF        ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_t8t   ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                 ;
+------------------------------------------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                            ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                         ;
; WIDTH_A                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4096                            ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_B                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_B                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4096                            ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                          ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                          ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 512                             ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                          ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cb93                 ; Untyped                                                                         ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                            ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                         ;
; WIDTH_A                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4096                            ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_B                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_B                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4096                            ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                          ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                          ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 512                             ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                          ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cb93                 ; Untyped                                                                         ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                            ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                         ;
; WIDTH_A                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4096                            ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_B                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_B                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4096                            ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                          ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                          ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 512                             ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                          ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cb93                 ; Untyped                                                                         ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                            ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                         ;
; WIDTH_A                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4096                            ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_B                            ; 18                              ; Untyped                                                                         ;
; WIDTHAD_B                          ; 12                              ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4096                            ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                          ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                         ;
; INIT_FILE                          ; stack_three_vga_sram_access.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B                          ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 512                             ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                          ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                          ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cb93                 ; Untyped                                                                         ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                    ;
; Entity Instance                           ; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; char_rom:rom1|altsyncram:mem_rtl_0                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
; Entity Instance                           ; minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 3                                    ;
; Entity Instance                       ; minicpu:cpu3|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                   ;
;     -- LPM_WIDTHB                     ; 18                                   ;
;     -- LPM_WIDTHP                     ; 36                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; minicpu:cpu2|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                   ;
;     -- LPM_WIDTHB                     ; 18                                   ;
;     -- LPM_WIDTHP                     ; 36                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; minicpu:cpu1|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                   ;
;     -- LPM_WIDTHB                     ; 18                                   ;
;     -- LPM_WIDTHP                     ; 36                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu3"                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in1[17..16]  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in2          ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in2[17..1]" will be connected to GND. ;
; in3[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in3[17..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out1[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; out2[17..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; in4          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in5          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in6          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in7          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; out4         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out5         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out6         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out7         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu2"                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in1[17..16]  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in2          ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in2[17..1]" will be connected to GND. ;
; in3[17..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in3[1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in3[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out1[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; out2[17..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; in4          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in5          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in6          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; in7          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; out4         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out5         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out6         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; out7         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu1|dpram:dpram0"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; q2[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu1|alu:alu0|signed_mult:m_10_8"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu1|statef:statef0" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; halt ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minicpu:cpu1"                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; in1[17..16]  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in2          ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in2[17..1]" will be connected to GND.   ;
; in3[17..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in3[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; in4          ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in4[17..16]" will be connected to GND. ;
; out1[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; out2[17..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; in5          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; in6          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; in7          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; out5         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; out6         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; out7         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "char_rom:rom1"                                                                                                                                                                     ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (11 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress             ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (19 bits) it drives; bit(s) "oAddress[19..19]" have no fanouts              ;
; oAddress             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oCoord_Y[9]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Jan 31 13:51:47 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_m4k -c DE2_TOP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file vga_buffer.v
    Info: Found entity 1: vga_buffer
Info: Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file sram_pll.v
    Info: Found entity 1: sram_pll
Info: Found 9 design units, including 9 entities, in source file vga_sram_3cpu_fast_sw_char.v
    Info: Found entity 1: DE2_TOP
    Info: Found entity 2: char_rom
    Info: Found entity 3: colormap
    Info: Found entity 4: signed_mult
    Info: Found entity 5: alu
    Info: Found entity 6: statef
    Info: Found entity 7: stackm
    Info: Found entity 8: dpram
    Info: Found entity 9: minicpu
Warning (10236): Verilog HDL Implicit Net warning at VGA_sram_3cpu_fast_sw_char.v(242): created implicit net for "sram_clk"
Info: Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10858): Verilog HDL warning at VGA_sram_3cpu_fast_sw_char.v(228): object AUD_CTRL_CLK used but never assigned
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(356): truncated value with size 18 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(357): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(358): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(367): truncated value with size 18 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(368): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(369): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(378): truncated value with size 18 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(379): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(380): truncated value with size 32 to match size of target (1)
Warning (10030): Net "AUD_CTRL_CLK" at VGA_sram_3cpu_fast_sw_char.v(228) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG" at VGA_sram_3cpu_fast_sw_char.v(35) has no driver
Warning (10034): Output port "I2C_SCLK" at VGA_sram_3cpu_fast_sw_char.v(100) has no driver
Warning (10034): Output port "AUD_DACDAT" at VGA_sram_3cpu_fast_sw_char.v(131) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at VGA_sram_3cpu_fast_sw_char.v(130) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "28"
    Info: Parameter "clk0_phase_shift" = "4960"
    Info: Parameter "clk1_divide_by" = "15"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "28"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "colormap" for hierarchy "colormap:cmap"
Info: Elaborating entity "char_rom" for hierarchy "char_rom:rom1"
Warning (10858): Verilog HDL warning at VGA_sram_3cpu_fast_sw_char.v(645): object mem used but never assigned
Info: Elaborating entity "minicpu" for hierarchy "minicpu:cpu1"
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(1018): truncated value with size 32 to match size of target (12)
Info: Elaborating entity "statef" for hierarchy "minicpu:cpu1|statef:statef0"
Info: Elaborating entity "stackm" for hierarchy "minicpu:cpu1|stackm:stackm0"
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(920): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(921): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(922): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(929): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at VGA_sram_3cpu_fast_sw_char.v(946): truncated value with size 18 to match size of target (4)
Info: Elaborating entity "alu" for hierarchy "minicpu:cpu1|alu:alu0"
Info: Elaborating entity "signed_mult" for hierarchy "minicpu:cpu1|alu:alu0|signed_mult:m_10_8"
Info: Elaborating entity "dpram" for hierarchy "minicpu:cpu1|dpram:dpram0"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[15]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[14]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[13]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[12]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[11]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[10]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[9]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[8]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[15]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[14]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[13]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[12]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[11]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[10]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[9]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[8]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[15]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[14]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[13]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[12]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[11]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[10]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[9]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[8]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[15]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[14]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[13]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[12]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[11]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[10]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[9]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[8]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[15]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[14]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[13]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[12]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[11]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[10]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[9]" is missing source, defaulting to GND
    Warning (12110): Net "cpu1_in4[8]" is missing source, defaulting to GND
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "minicpu:cpu3|dbus[17]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[16]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[15]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[14]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[13]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[12]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[11]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[10]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[9]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[8]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[7]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[6]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[5]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[4]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[3]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[2]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[1]" into a selector
    Warning: Converted tri-state node "minicpu:cpu3|dbus[0]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[17]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[16]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[15]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[14]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[13]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[12]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[11]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[10]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[9]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[8]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[7]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[6]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[5]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[4]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[3]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[2]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[1]" into a selector
    Warning: Converted tri-state node "minicpu:cpu2|dbus[0]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[17]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[16]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[15]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[14]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[13]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[12]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[11]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[10]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[9]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[8]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[7]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[6]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[5]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[4]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[3]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[2]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[1]" into a selector
    Warning: Converted tri-state node "minicpu:cpu1|dbus[0]" into a selector
Info: Found 3 instances of uninferred RAM logic
    Info: RAM logic "minicpu:cpu3|stackm:stackm0|mem" is uninferred due to asynchronous read logic
    Info: RAM logic "minicpu:cpu2|stackm:stackm0|mem" is uninferred due to asynchronous read logic
    Info: RAM logic "minicpu:cpu1|stackm:stackm0|mem" is uninferred due to asynchronous read logic
Info: Timing-Driven Synthesis is running
Info: Inferred 7 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu3|dpram:dpram0|mem_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu3|dpram:dpram0|mem_rtl_1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu2|dpram:dpram0|mem_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu2|dpram:dpram0|mem_rtl_1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu1|dpram:dpram0|mem_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "minicpu:cpu1|dpram:dpram0|mem_rtl_1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stack_three_vga_sram_access.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "char_rom:rom1|mem_rtl_0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to M4K
        Info: Parameter INIT_FILE set to font_rom.mif
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "minicpu:cpu3|alu:alu0|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "minicpu:cpu2|alu:alu0|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "minicpu:cpu1|alu:alu0|Mult0"
Info: Elaborated megafunction instantiation "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stack_three_vga_sram_access.mif"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_78l1.tdf
    Info: Found entity 1: altsyncram_78l1
Warning: 1559 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1559 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborated megafunction instantiation "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1"
Info: Instantiated megafunction "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stack_three_vga_sram_access.mif"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Elaborated megafunction instantiation "char_rom:rom1|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "char_rom:rom1|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "M4K"
    Info: Parameter "INIT_FILE" = "font_rom.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kd61.tdf
    Info: Found entity 1: altsyncram_kd61
Warning: 2048 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2048 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborated megafunction instantiation "minicpu:cpu3|alu:alu0|lpm_mult:Mult0"
Info: Instantiated megafunction "minicpu:cpu3|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "18"
    Info: Parameter "LPM_WIDTHB" = "18"
    Info: Parameter "LPM_WIDTHP" = "36"
    Info: Parameter "LPM_WIDTHR" = "36"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_t8t.tdf
    Info: Found entity 1: mult_t8t
Info: Converted the following 4 logical RAM block slices to smaller depth
    Info: Converted the following logical RAM block "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a0"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a1"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a2"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a3"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a4"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a5"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a6"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a7"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a8"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a9"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a10"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a11"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a12"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a13"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a14"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a15"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a16"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a17"
    Info: Converted the following logical RAM block "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a0"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a1"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a2"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a3"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a4"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a5"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a6"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a7"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a8"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a9"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a10"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a11"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a12"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a13"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a14"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a15"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a16"
        Info: RAM block slice "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a17"
    Info: Converted the following logical RAM block "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a0"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a1"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a2"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a3"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a4"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a5"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a6"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a7"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a8"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a9"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a10"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a11"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a12"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a13"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a14"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a15"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a16"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|ram_block1a17"
    Info: Converted the following logical RAM block "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a0"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a1"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a2"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a3"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a4"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a5"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a6"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a7"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a8"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a9"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a10"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a11"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a12"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a13"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a14"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a15"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a16"
        Info: RAM block slice "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a17"
Info: Elaborated megafunction instantiation "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0"
Info: Instantiated megafunction "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_0|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "BYTEENA_ACLR_A" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "INDATA_REG_B" = "UNUSED"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "BYTEENA_REG_B" = "UNUSED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_B" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info: Parameter "BYTEENA_ACLR_B" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "WIDTH_BYTEENA_B" = "1"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "BYTE_SIZE" = "8"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info: Parameter "INIT_FILE" = "stack_three_vga_sram_access.mif"
    Info: Parameter "INIT_FILE_LAYOUT" = "PORT_B"
    Info: Parameter "MAXIMUM_DEPTH" = "512"
    Info: Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info: Parameter "INSTANCE_NAME" = "UNUSED"
    Info: Parameter "ENABLE_ECC" = "FALSE"
    Info: Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info: Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cb93.tdf
    Info: Found entity 1: altsyncram_cb93
Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info: Found entity 1: decode_9oa
Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info: Found entity 1: mux_akb
Info: Elaborated megafunction instantiation "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0"
Info: Instantiated megafunction "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "BYTEENA_ACLR_A" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "INDATA_REG_B" = "UNUSED"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "BYTEENA_REG_B" = "UNUSED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_B" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info: Parameter "BYTEENA_ACLR_B" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "WIDTH_BYTEENA_B" = "1"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "BYTE_SIZE" = "8"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info: Parameter "INIT_FILE" = "stack_three_vga_sram_access.mif"
    Info: Parameter "INIT_FILE_LAYOUT" = "PORT_B"
    Info: Parameter "MAXIMUM_DEPTH" = "512"
    Info: Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info: Parameter "INSTANCE_NAME" = "UNUSED"
    Info: Parameter "ENABLE_ECC" = "FALSE"
    Info: Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info: Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "minicpu:cpu1|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a106"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a107"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a124"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a125"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a142"
        Warning (14320): Synthesized away node "minicpu:cpu2|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a143"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a106"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a107"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a124"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a125"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a142"
        Warning (14320): Synthesized away node "minicpu:cpu3|dpram:dpram0|altsyncram:mem_rtl_1|altsyncram_78l1:auto_generated|altsyncram:ram_block1a0|altsyncram_cb93:auto_generated|ram_block1a143"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "GPIO_0[0]" has no driver
    Warning: Bidir "GPIO_0[1]" has no driver
    Warning: Bidir "GPIO_0[2]" has no driver
    Warning: Bidir "GPIO_0[3]" has no driver
    Warning: Bidir "GPIO_0[4]" has no driver
    Warning: Bidir "GPIO_0[5]" has no driver
    Warning: Bidir "GPIO_0[6]" has no driver
    Warning: Bidir "GPIO_0[7]" has no driver
    Warning: Bidir "GPIO_0[8]" has no driver
    Warning: Bidir "GPIO_0[9]" has no driver
    Warning: Bidir "GPIO_0[10]" has no driver
    Warning: Bidir "GPIO_0[11]" has no driver
    Warning: Bidir "GPIO_0[12]" has no driver
    Warning: Bidir "GPIO_0[13]" has no driver
    Warning: Bidir "GPIO_0[14]" has no driver
    Warning: Bidir "GPIO_0[15]" has no driver
    Warning: Bidir "GPIO_0[16]" has no driver
    Warning: Bidir "GPIO_0[17]" has no driver
    Warning: Bidir "GPIO_0[18]" has no driver
    Warning: Bidir "GPIO_0[19]" has no driver
    Warning: Bidir "GPIO_0[20]" has no driver
    Warning: Bidir "GPIO_0[21]" has no driver
    Warning: Bidir "GPIO_0[22]" has no driver
    Warning: Bidir "GPIO_0[23]" has no driver
    Warning: Bidir "GPIO_0[24]" has no driver
    Warning: Bidir "GPIO_0[25]" has no driver
    Warning: Bidir "GPIO_0[26]" has no driver
    Warning: Bidir "GPIO_0[27]" has no driver
    Warning: Bidir "GPIO_0[28]" has no driver
    Warning: Bidir "GPIO_0[29]" has no driver
    Warning: Bidir "GPIO_0[30]" has no driver
    Warning: Bidir "GPIO_0[31]" has no driver
    Warning: Bidir "GPIO_0[32]" has no driver
    Warning: Bidir "GPIO_0[33]" has no driver
    Warning: Bidir "GPIO_0[34]" has no driver
    Warning: Bidir "GPIO_0[35]" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info: Generated suppressed messages file Z:/ece5760/lab2/VGA_m4k/DE2_TOP.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning: Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 6663 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 5645 logic cells
    Info: Implemented 586 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 410 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Thu Jan 31 13:52:39 2013
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/ece5760/lab2/VGA_m4k/DE2_TOP.map.smsg.


