; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; Test to check if VPlan HIR vectorizer can handle SCEVPtrToIntExpr in both
; HIR decomposer and vector CG.

; RUN: opt -hir-ssa-deconstruction -hir-temp-cleanup -hir-vec-dir-insert -VPlanDriverHIR -vplan-force-vf=4 -disable-output -vplan-print-after-plain-cfg -print-after=VPlanDriverHIR < %s 2>&1 | FileCheck %s
; RUN: opt -hir-ssa-deconstruction -hir-temp-cleanup -hir-vec-dir-insert -VPlanDriverHIR -vplan-force-vf=4 -disable-output -print-after=VPlanDriverHIR -enable-vp-value-codegen-hir=false < %s 2>&1 | FileCheck %s --check-prefix=MIXED-CG

define i64 @foo(i64** nocapture noalias %p1, i64* nocapture noalias %p2) {
; CHECK-LABEL:  VPlan after importing plain CFG:
; CHECK-NEXT:  VPlan IR for: foo:HIR
; CHECK-NEXT:  External Defs Start:
; CHECK-DAG:     [[VP0:%.*]] = {%p1}
; CHECK-DAG:     [[VP1:%.*]] = {%p2}
; CHECK-NEXT:  External Defs End:
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     br [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]: # preds: [[BB0]]
; CHECK-NEXT:     br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]: # preds: [[BB1]], [[BB2]]
; CHECK-NEXT:     i64 [[VP2:%.*]] = phi  [ i64 0, [[BB1]] ],  [ i64 [[VP3:%.*]], [[BB2]] ]
; CHECK-NEXT:     i64** [[VP_SUBSCRIPT:%.*]] = subscript inbounds i64** [[P10:%.*]] i64 [[VP2]]
; CHECK-NEXT:     i64* [[VP_LOAD:%.*]] = load i64** [[VP_SUBSCRIPT]]
; CHECK-NEXT:     i64 [[VP4:%.*]] = ptrtoint i64* [[VP_LOAD]] to i64
; CHECK-NEXT:     i64 [[VP5:%.*]] = mul i64 [[VP4]] i64 42
; CHECK-NEXT:     store i64 [[VP5]] i64* [[P20:%.*]]
; CHECK-NEXT:     i64 [[VP3]] = add i64 [[VP2]] i64 1
; CHECK-NEXT:     i1 [[VP6:%.*]] = icmp sle i64 [[VP3]] i64 1023
; CHECK-NEXT:     br i1 [[VP6]], [[BB2]], [[BB3:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:     br [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]: # preds: [[BB3]]
; CHECK-NEXT:     br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  *** IR Dump After VPlan Vectorization Driver HIR ***
; CHECK-NEXT:  Function: foo
; CHECK-EMPTY:
; CHECK-NEXT:  <0>          BEGIN REGION { modified }
; CHECK-NEXT:  <16>               + DO i1 = 0, 1023, 4   <DO_LOOP> <auto-vectorized> <novectorize>
; CHECK-NEXT:  <17>               |   [[DOTVEC0:%.*]] = (<4 x i64*>*)([[P10]])[i1]
; CHECK-NEXT:  <18>               |   [[DOTVEC10:%.*]] = ptrtoint.<4 x i64*>.<4 x i64>([[DOTVEC0]])
; CHECK-NEXT:  <19>               |   [[DOTVEC20:%.*]] = [[DOTVEC10]]  *  42
; CHECK-NEXT:  <20>               |   [[LAST0:%.*]] = extractelement [[DOTVEC20]],  3
; CHECK-NEXT:  <21>               |   ([[P20]])[0] = [[LAST0]]
; CHECK-NEXT:  <16>               + END LOOP
; CHECK-NEXT:  <0>          END REGION
;
; MIXED-CG-LABEL:  *** IR Dump After VPlan Vectorization Driver HIR ***
; MIXED-CG-NEXT:  Function: foo
; MIXED-CG-EMPTY:
; MIXED-CG-NEXT:  <0>          BEGIN REGION { modified }
; MIXED-CG-NEXT:  <16>               + DO i1 = 0, 1023, 4   <DO_LOOP> <auto-vectorized> <novectorize>
; MIXED-CG-NEXT:  <17>               |   [[LD_VEC0:%.*]] = (<4 x i64*>*)([[P10:%.*]])[i1]
; MIXED-CG-NEXT:  <18>               |   [[NBCONV0:%.*]] = ptrtoint.<4 x i64*>.<4 x i64>([[LD_VEC0]])
; MIXED-CG-NEXT:  <19>               |   [[LAST0:%.*]] = extractelement 42 * [[NBCONV0]],  3
; MIXED-CG-NEXT:  <20>               |   ([[P20:%.*]])[0] = [[LAST0]]
; MIXED-CG-NEXT:  <16>               + END LOOP
; MIXED-CG-NEXT:  <0>          END REGION
;
entry:
  br label %while.body.lr.ph.i

while.body.lr.ph.i:
  br label %while.body.i

while.body.i:                                     ; preds = %while.body.i, %while.body.lr.ph.i
  %iv = phi i64 [ 0, %while.body.lr.ph.i ], [ %iv.add, %while.body.i ]
  %ptr = getelementptr inbounds i64*, i64** %p1, i64 %iv
  %ld = load i64*, i64** %ptr
  %ptrtoint = ptrtoint i64* %ld to i64
  %up2 = mul i64 %ptrtoint, 42
  store i64 %up2, i64* %p2
  %iv.add = add i64 %iv, 1
  %iv.cmp = icmp ult i64 %iv.add, 1024
  br i1 %iv.cmp, label %while.body.i, label %while.end.loopexit.i

while.end.loopexit.i:
  br label %exit

exit:
  ret i64 0
}

