Hussain Al-Asaad , John P. Hayes, Design verification via simulation and automatic test pattern generation, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.174-180, November 05-09, 1995, San Jose, California, USA
Barnett, T. S. and Singh, A. D. 2003. Relating yield models to burn-in fall-out in time. In Proceedings of International Test Conference (ITC). 77--84.
E. BÃ¶hl , T. Lindenkreuz , R. Stephan, The Fail-Stop Controller AE11, Proceedings of the IEEE International Test Conference, p.567-577, November 03-05, 1997
Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996588]
D. C. Bossen , A. Kitamorn , K. F. Reick , M. S. Floyd, Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology, IBM Journal of Research and Development, v.46 n.1, p.77-86, January 2002[doi>10.1147/rd.461.0077]
Fred A. Bower , Paul G. Shealy , Sule Ozev , Daniel J. Sorin, Tolerating Hard Faults in Microprocessor Array Structures, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.51, June 28-July 01, 2004
William J. Dally , Larry R. Dennison , David Harris , Kinhong Kan , Thucydides Xanthopoulos, The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers, Proceedings of the First International Workshop on Parallel Computer Routing and Communication, p.241-255, May 16-18, 1994
Mohamed Gomaa , Chad Scarbrough , T. N. Vijaykumar , Irith Pomeranz, Transient-fault recovery for chip multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859631]
Puneet Gupta , Andrew B. Kahng, Manufacturing-Aware Physical Design, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.681, November 09-13, 2003[doi>10.1109/ICCAD.2003.94]
Hu, C. K. and Rosenberg, R. 1999. Scaling the effect on electromigration in on-chip CU wiring. In International Electron Devices Meeting.
Adrian M. Ionescu , Michel J. Declercq , Santanu Mahapatra , Kaustav Banerjee , Jacques Gautier, Few electron devices: towards hybrid CMOS-SET integrated circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513943]
ITRS. 2004. International technology roadmap for semiconductors (ITRS) 2004 update. Document available at http://public.itrs.net/.
J. E. D. E. Council. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A.
Karypis, G. and Kumar, V. 1998. hMETIS: A hypergraph partitioning package.
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: application in VLSI domain, Proceedings of the 34th annual Design Automation Conference, p.526-529, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266273]
Alan Messer , Philippe Bernadat , Guangrui Fu , Deqing Chen , Zoran Dimitrijevic , David Lie , Durga Devi Mannaru , Alma Riska , Dejan Milojicic, Susceptibility of Commodity Systems and Software to Memory Soft Errors, IEEE Transactions on Computers, v.53 n.12, p.1557-1568, December 2004[doi>10.1109/TC.2004.119]
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
Brian T. Murray , John P. Hayes, Testing ICs: Getting to the Core of the Problem, Computer, v.29 n.11, p.32-38, November 1996[doi>10.1109/2.544235]
Li-Shiuan Peh , William J. Dally, Flow control and micro-architectural mechanisms for extending the performance of interconnection networks, 2001
Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical estimation of leakage current considering inter- and intra-die process variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871530]
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339652]
Riess, B. M. and Ettelt, G. G. 1995. Speed: Fast and efficient timing driven placement. In Proceedings of International Symposium on Circuits and Systems (ISCAS). 377--380.
Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Saxena, N. and McCluskey, E. 1998. Dependable adaptive computing systems. In IEEE Systems, Man, and Cybernetics Conference.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
Daniel P. Siewiorek , Robert S. Swarz, Reliable computer systems (3rd ed.): design and evaluation, A. K. Peters, Ltd., Natick, MA, 1998
Jared C. Smolens , Brian T. Gold , Jangwoo Kim , Babak Falsafi , James C. Hoe , Andreas G. Nowatzyk, Fingerprinting: bounding soft-error detection latency and bandwidth, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024420]
L. Spainhower , T. A. Gregg, G4: A Fault-Tolerant CMOS Mainframe, Proceedings of the The Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing, p.432, June 23-25, 1998
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
J. H. Stathis, Reliability limits for the gate insulator in CMOS technology, IBM Journal of Research and Development, v.46 n.2-3, p.265-286, March 2002[doi>10.1147/rd.462.0265]
Sarma B. K. Vrudhula , David Blaauw , Supamas Sirichotiyakul, Estimation of the likelihood of capacitive coupling noise, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514085]
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
Chris Weaver , Todd M. Austin, A Fault Tolerant Approach to Microprocessor Design, Proceedings of the 2001 International Conference on Dependable Systems and Networks (formerly: FTCS), p.411-420, July 01-04, 2001
Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, MÃ¼nchen, Germany
Wu, E. et al. 2002. Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate dioxides. Solid State Electronics Journal.
J. F. Ziegler, Terrestrial cosmic rays, IBM Journal of Research and Development, v.40 n.1, p.19-39, Jan. 1996[doi>10.1147/rd.401.0019]
J. F. Ziegler , H. W. Curtis , H. P. Muhlfeld , C. J. Montrose , B. Chin, IBM experiments in soft fails in computer electronics (1978â€“1994), IBM Journal of Research and Development, v.40 n.1, p.3-18, Jan. 1996[doi>10.1147/rd.401.0003]
