<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAINHOM_01.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLOCK_FINAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLOCK_FINAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLOCK_FINAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLOCK_FINAL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLOCK_FINAL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLOCK_FINAL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLOCK_FINAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLOCK_FINAL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLOCK_FINAL_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLOCK_FINAL_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLOCK_FINAL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_CLOCK_FPGA_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_CLOCK_FPGA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST_CLOCK_FPGA_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1728822756" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1728822756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728822876" xil_pn:in_ck="3980845722062441130" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1728822876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHOOSE.v"/>
      <outfile xil_pn:name="CLOCK.v"/>
      <outfile xil_pn:name="CLOCK_FINAL.v"/>
      <outfile xil_pn:name="CLOCK_FPGA.v"/>
      <outfile xil_pn:name="FREQ_DIV.v"/>
      <outfile xil_pn:name="HOUR_CONTROL.v"/>
      <outfile xil_pn:name="MINUTE_CONTROL.v"/>
      <outfile xil_pn:name="SECOND_CONTROL.v"/>
      <outfile xil_pn:name="TEST_CLOCK_FPGA.v"/>
      <outfile xil_pn:name="TM1638.v"/>
    </transform>
    <transform xil_pn:end_ts="1728822756" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2890145420798079553" xil_pn:start_ts="1728822756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728822756" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3547877450516185151" xil_pn:start_ts="1728822756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728822756" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7787470630482024057" xil_pn:start_ts="1728822756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728822876" xil_pn:in_ck="3980845722062441130" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1728822876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHOOSE.v"/>
      <outfile xil_pn:name="CLOCK.v"/>
      <outfile xil_pn:name="CLOCK_FINAL.v"/>
      <outfile xil_pn:name="CLOCK_FPGA.v"/>
      <outfile xil_pn:name="FREQ_DIV.v"/>
      <outfile xil_pn:name="HOUR_CONTROL.v"/>
      <outfile xil_pn:name="MINUTE_CONTROL.v"/>
      <outfile xil_pn:name="SECOND_CONTROL.v"/>
      <outfile xil_pn:name="TEST_CLOCK_FPGA.v"/>
      <outfile xil_pn:name="TM1638.v"/>
    </transform>
    <transform xil_pn:end_ts="1728822878" xil_pn:in_ck="3980845722062441130" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6028884367486705249" xil_pn:start_ts="1728822876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_CLOCK_FPGA_beh.prj"/>
      <outfile xil_pn:name="TEST_CLOCK_FPGA_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1728822878" xil_pn:in_ck="-1324204255884144713" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8017072620479377858" xil_pn:start_ts="1728822878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_CLOCK_FPGA_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5337766582104244402" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7787470630482024057" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6295941553322453172" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728821277" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4715611894701056593" xil_pn:start_ts="1728821277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728823392" xil_pn:in_ck="-5038430914512307010" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2521796723595666618" xil_pn:start_ts="1728823383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLOCK_FINAL.lso"/>
      <outfile xil_pn:name="CLOCK_FINAL.ngc"/>
      <outfile xil_pn:name="CLOCK_FINAL.ngr"/>
      <outfile xil_pn:name="CLOCK_FINAL.prj"/>
      <outfile xil_pn:name="CLOCK_FINAL.stx"/>
      <outfile xil_pn:name="CLOCK_FINAL.syr"/>
      <outfile xil_pn:name="CLOCK_FINAL.xst"/>
      <outfile xil_pn:name="CLOCK_FINAL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
