[14:42:11.743] <TB2>     INFO: *** Welcome to pxar ***
[14:42:11.744] <TB2>     INFO: *** Today: 2016/09/19
[14:42:11.750] <TB2>     INFO: *** Version: 47bc-dirty
[14:42:11.751] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:42:11.751] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:42:11.751] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//defaultMaskFile.dat
[14:42:11.751] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C15.dat
[14:42:11.829] <TB2>     INFO:         clk: 4
[14:42:11.829] <TB2>     INFO:         ctr: 4
[14:42:11.829] <TB2>     INFO:         sda: 19
[14:42:11.829] <TB2>     INFO:         tin: 9
[14:42:11.829] <TB2>     INFO:         level: 15
[14:42:11.829] <TB2>     INFO:         triggerdelay: 0
[14:42:11.829] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:42:11.829] <TB2>     INFO: Log level: DEBUG
[14:42:11.839] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:42:11.847] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:42:11.850] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:42:11.852] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:42:13.413] <TB2>     INFO: DUT info: 
[14:42:13.413] <TB2>     INFO: The DUT currently contains the following objects:
[14:42:13.413] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:42:13.413] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:42:13.413] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:42:13.413] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:42:13.413] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.413] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.414] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.414] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.414] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:42:13.414] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:42:13.415] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:42:13.416] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:42:13.417] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:42:13.418] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32989184
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xa7a6f0
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x9ee770
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f552dd94010
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5533fff510
[14:42:13.423] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33054720 fPxarMemory = 0x7f552dd94010
[14:42:13.424] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[14:42:13.425] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[14:42:13.425] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[14:42:13.425] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:42:13.826] <TB2>     INFO: enter 'restricted' command line mode
[14:42:13.826] <TB2>     INFO: enter test to run
[14:42:13.826] <TB2>     INFO:   test: FPIXTest no parameter change
[14:42:13.826] <TB2>     INFO:   running: fpixtest
[14:42:13.826] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:42:13.829] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:42:13.829] <TB2>     INFO: ######################################################################
[14:42:13.829] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:42:13.829] <TB2>     INFO: ######################################################################
[14:42:13.832] <TB2>     INFO: ######################################################################
[14:42:13.832] <TB2>     INFO: PixTestPretest::doTest()
[14:42:13.832] <TB2>     INFO: ######################################################################
[14:42:13.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:13.835] <TB2>     INFO:    PixTestPretest::programROC() 
[14:42:13.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:31.852] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:42:31.852] <TB2>     INFO: IA differences per ROC:  17.7 17.7 19.3 18.5 17.7 17.7 19.3 17.7 17.7 18.5 16.9 20.9 16.9 17.7 16.9 17.7
[14:42:31.926] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:31.926] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:42:31.926] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:33.179] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:42:33.681] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:42:34.182] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:42:34.684] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:42:35.186] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:42:35.687] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:42:36.189] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:42:36.691] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:42:37.192] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:42:37.694] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:42:38.195] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:42:38.697] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:42:39.198] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:42:39.700] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:42:40.201] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:42:40.703] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:42:40.956] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:42:40.957] <TB2>     INFO: Test took 9034 ms.
[14:42:40.957] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:42:40.987] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:40.987] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:42:40.987] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:41.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:42:41.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[14:42:41.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[14:42:41.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[14:42:41.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 24.6688 mA
[14:42:41.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.0687 mA
[14:42:41.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 24.6688 mA
[14:42:41.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  81 Ia 23.8687 mA
[14:42:41.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[14:42:41.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[14:42:42.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[14:42:42.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.8687 mA
[14:42:42.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[14:42:42.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[14:42:42.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 24.6688 mA
[14:42:42.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.0687 mA
[14:42:42.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 25.4688 mA
[14:42:42.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  76 Ia 23.0687 mA
[14:42:42.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  82 Ia 24.6688 mA
[14:42:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.8687 mA
[14:42:43.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:42:43.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 25.4688 mA
[14:42:43.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.0687 mA
[14:42:43.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.6688 mA
[14:42:43.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.8687 mA
[14:42:43.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[14:42:43.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[14:42:43.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:42:43.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 23.8687 mA
[14:42:44.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:42:44.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[14:42:44.220] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[14:42:44.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:42:44.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[14:42:44.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.8687 mA
[14:42:44.625] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 26.2687 mA
[14:42:44.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  65 Ia 23.8687 mA
[14:42:44.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[14:42:44.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 23.8687 mA
[14:42:45.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:42:45.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[14:42:45.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[14:42:45.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:42:45.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 23.8687 mA
[14:42:45.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[14:42:45.637] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[14:42:45.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[14:42:45.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[14:42:45.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:42:45.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[14:42:45.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  65
[14:42:45.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[14:42:45.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[14:42:45.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[14:42:45.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[14:42:47.592] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[14:42:47.592] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3
[14:42:47.627] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:47.627] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:42:47.627] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:47.764] <TB2>     INFO: Expecting 231680 events.
[14:42:55.834] <TB2>     INFO: 231680 events read in total (7353ms).
[14:42:55.988] <TB2>     INFO: Test took 8357ms.
[14:42:56.188] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:42:56.192] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 58
[14:42:56.195] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 61
[14:42:56.198] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 77 and Delta(CalDel) = 59
[14:42:56.202] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 64
[14:42:56.206] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:42:56.209] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 115 and Delta(CalDel) = 59
[14:42:56.213] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 61
[14:42:56.216] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 66
[14:42:56.220] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:42:56.223] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 65
[14:42:56.227] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 101 and Delta(CalDel) = 64
[14:42:56.231] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 65
[14:42:56.234] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 58
[14:42:56.238] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 109 and Delta(CalDel) = 60
[14:42:56.243] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:42:56.284] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:42:56.317] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:56.317] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:42:56.317] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:56.452] <TB2>     INFO: Expecting 231680 events.
[14:43:04.677] <TB2>     INFO: 231680 events read in total (7510ms).
[14:43:04.682] <TB2>     INFO: Test took 8362ms.
[14:43:04.705] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[14:43:05.019] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 28.5
[14:43:05.022] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[14:43:05.026] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[14:43:05.029] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[14:43:05.032] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:43:05.036] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:43:05.040] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[14:43:05.043] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 33
[14:43:05.046] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:43:05.050] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[14:43:05.053] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31
[14:43:05.057] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[14:43:05.060] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29
[14:43:05.064] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:43:05.067] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[14:43:05.101] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:43:05.101] <TB2>     INFO: CalDel:      145   122   141   135   154   138   127   145   152   143   157   154   145   130   131   145
[14:43:05.101] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:43:05.105] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat
[14:43:05.105] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C1.dat
[14:43:05.105] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C2.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C3.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C4.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C5.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C6.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C7.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C8.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C9.dat
[14:43:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C10.dat
[14:43:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C11.dat
[14:43:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C12.dat
[14:43:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C13.dat
[14:43:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C14.dat
[14:43:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:43:05.107] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:43:05.107] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:43:05.107] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:43:05.107] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:43:05.194] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:43:05.194] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:43:05.194] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:43:05.194] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:43:05.197] <TB2>     INFO: ######################################################################
[14:43:05.197] <TB2>     INFO: PixTestTiming::doTest()
[14:43:05.197] <TB2>     INFO: ######################################################################
[14:43:05.197] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:05.197] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:43:05.197] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:05.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:43:07.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:43:11.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:43:13.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:43:15.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:43:18.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:43:20.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:43:26.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:43:29.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:43:30.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:43:32.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:43:33.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:43:35.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:43:36.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:43:38.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:43:54.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:43:56.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:44:08.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:44:09.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:44:11.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:44:12.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:44:14.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:44:15.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:44:20.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:44:21.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:44:25.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:44:28.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:44:31.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:44:36.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:44:39.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:44:42.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:44:50.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:44:54.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:44:55.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:44:57.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:44:58.663] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:45:00.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:45:01.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:45:03.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:45:05.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:45:06.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:45:08.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:45:10.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:45:22.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:45:24.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:45:25.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:45:27.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:45:29.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:45:30.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:45:32.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:45:35.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:45:37.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:45:39.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:45:41.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:45:44.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:45:45.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:45:47.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:45:50.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:45:52.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:45:54.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:45:57.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:45:59.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:46:01.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:46:03.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:46:05.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:46:07.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:46:09.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:46:12.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:46:14.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:46:16.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:46:19.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:46:28.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:46:30.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:46:33.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:46:35.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:46:37.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:46:39.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:46:42.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:46:44.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:47:12.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:47:14.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:47:18.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:47:21.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:47:23.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:47:25.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:47:28.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:47:30.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:47:35.152] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:47:37.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:47:38.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:47:40.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:47:41.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:47:43.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:47:45.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:47:46.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:47:48.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:47:49.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:47:51.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:47:52.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:47:54.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:47:55.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:47:57.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:47:58.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:48:00.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:48:01.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:48:04.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:48:05.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:48:08.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:48:20.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:48:32.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:48:34.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:48:35.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:48:37.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:48:39.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:48:42.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:48:44.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:48:46.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:48:48.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:48:51.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:48:52.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:48:54.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:48:57.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:48:59.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:49:01.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:49:04.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:49:06.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:49:08.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:49:10.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:49:12.738] <TB2>     INFO: TBM Phase Settings: 236
[14:49:12.738] <TB2>     INFO: 400MHz Phase: 3
[14:49:12.738] <TB2>     INFO: 160MHz Phase: 7
[14:49:12.738] <TB2>     INFO: Functional Phase Area: 3
[14:49:12.741] <TB2>     INFO: Test took 367544 ms.
[14:49:12.741] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:49:12.741] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:12.741] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:49:12.741] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:12.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:49:15.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:49:17.657] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:49:19.554] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:49:21.451] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:49:23.345] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:49:25.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:49:28.828] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:49:32.604] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:49:34.125] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:49:35.646] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:49:37.164] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:49:38.684] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:49:40.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:49:41.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:49:43.243] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:49:44.765] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:49:46.285] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:49:47.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:49:49.324] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:49:51.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:49:53.870] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:49:56.143] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:49:57.663] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:49:59.184] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:50:00.703] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:50:02.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:50:03.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:50:06.015] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:50:08.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:50:10.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:50:12.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:50:13.603] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:50:15.123] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:50:16.643] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:50:18.163] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:50:20.437] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:50:22.710] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:50:24.983] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:50:26.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:50:28.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:50:29.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:50:31.064] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:50:32.584] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:50:34.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:50:37.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:50:39.404] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:50:40.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:50:42.444] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:50:43.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:50:45.484] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:50:46.003] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:50:49.276] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:50:51.552] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:50:53.825] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:50:55.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:50:56.864] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:50:58.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:50:59.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:51:01.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:51:03.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:51:05.969] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:51:08.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:51:09.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:51:11.663] <TB2>     INFO: ROC Delay Settings: 228
[14:51:11.663] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:51:11.663] <TB2>     INFO: ROC Port 0 Delay: 4
[14:51:11.663] <TB2>     INFO: ROC Port 1 Delay: 4
[14:51:11.663] <TB2>     INFO: Functional ROC Area: 3
[14:51:11.667] <TB2>     INFO: Test took 118926 ms.
[14:51:11.667] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:51:11.667] <TB2>     INFO:    ----------------------------------------------------------------------
[14:51:11.667] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:51:11.667] <TB2>     INFO:    ----------------------------------------------------------------------
[14:51:12.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e062 c000 
[14:51:12.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[14:51:12.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:51:12.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:51:26.833] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:26.833] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:51:40.870] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:40.870] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:51:54.892] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:54.892] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:52:08.906] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:08.906] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:52:22.987] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:22.987] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:52:37.039] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:37.039] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:52:51.093] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:51.093] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:53:05.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:05.112] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:53:19.281] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:19.281] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:53:33.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:33.868] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:33.881] <TB2>     INFO: Decoding statistics:
[14:53:33.881] <TB2>     INFO:   General information:
[14:53:33.881] <TB2>     INFO: 	 16bit words read:         240000000
[14:53:33.881] <TB2>     INFO: 	 valid events total:       20000000
[14:53:33.881] <TB2>     INFO: 	 empty events:             20000000
[14:53:33.881] <TB2>     INFO: 	 valid events with pixels: 0
[14:53:33.881] <TB2>     INFO: 	 valid pixel hits:         0
[14:53:33.881] <TB2>     INFO:   Event errors: 	           0
[14:53:33.881] <TB2>     INFO: 	 start marker:             0
[14:53:33.881] <TB2>     INFO: 	 stop marker:              0
[14:53:33.881] <TB2>     INFO: 	 overflow:                 0
[14:53:33.881] <TB2>     INFO: 	 invalid 5bit words:       0
[14:53:33.881] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:53:33.881] <TB2>     INFO:   TBM errors: 		           0
[14:53:33.881] <TB2>     INFO: 	 flawed TBM headers:       0
[14:53:33.881] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:53:33.881] <TB2>     INFO: 	 event ID mismatches:      0
[14:53:33.881] <TB2>     INFO:   ROC errors: 		           0
[14:53:33.881] <TB2>     INFO: 	 missing ROC header(s):    0
[14:53:33.881] <TB2>     INFO: 	 misplaced readback start: 0
[14:53:33.881] <TB2>     INFO:   Pixel decoding errors:	   0
[14:53:33.881] <TB2>     INFO: 	 pixel data incomplete:    0
[14:53:33.881] <TB2>     INFO: 	 pixel address:            0
[14:53:33.881] <TB2>     INFO: 	 pulse height fill bit:    0
[14:53:33.881] <TB2>     INFO: 	 buffer corruption:        0
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO:    Read back bit status: 1
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO:    Timings are good!
[14:53:33.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:33.882] <TB2>     INFO: Test took 142215 ms.
[14:53:33.882] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:53:33.882] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:53:33.882] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:53:33.882] <TB2>     INFO: PixTestTiming::doTest took 628688 ms.
[14:53:33.882] <TB2>     INFO: PixTestTiming::doTest() done
[14:53:33.882] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:53:33.882] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:53:33.882] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:53:33.882] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:53:33.882] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:53:33.883] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:53:33.883] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:53:34.234] <TB2>     INFO: ######################################################################
[14:53:34.234] <TB2>     INFO: PixTestAlive::doTest()
[14:53:34.234] <TB2>     INFO: ######################################################################
[14:53:34.237] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:34.237] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:34.237] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:34.239] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:34.590] <TB2>     INFO: Expecting 41600 events.
[14:53:38.669] <TB2>     INFO: 41600 events read in total (3364ms).
[14:53:38.670] <TB2>     INFO: Test took 4431ms.
[14:53:38.677] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:38.677] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:53:38.677] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:39.053] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:53:39.054] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:53:39.054] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:53:39.057] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:39.057] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:39.057] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:39.058] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:39.403] <TB2>     INFO: Expecting 41600 events.
[14:53:42.383] <TB2>     INFO: 41600 events read in total (2265ms).
[14:53:42.384] <TB2>     INFO: Test took 3326ms.
[14:53:42.384] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:42.384] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:53:42.384] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:53:42.384] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:53:42.789] <TB2>     INFO: PixTestAlive::maskTest() done
[14:53:42.789] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:42.793] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:42.793] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:42.793] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:42.794] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:43.143] <TB2>     INFO: Expecting 41600 events.
[14:53:47.212] <TB2>     INFO: 41600 events read in total (3355ms).
[14:53:47.213] <TB2>     INFO: Test took 4419ms.
[14:53:47.220] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:47.220] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:53:47.220] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:53:47.601] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:53:47.601] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:47.601] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:53:47.601] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:53:47.609] <TB2>     INFO: ######################################################################
[14:53:47.609] <TB2>     INFO: PixTestTrim::doTest()
[14:53:47.610] <TB2>     INFO: ######################################################################
[14:53:47.612] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:47.612] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:53:47.612] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:47.689] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:53:47.690] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:53:47.703] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:47.703] <TB2>     INFO:     run 1 of 1
[14:53:47.704] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:48.050] <TB2>     INFO: Expecting 5025280 events.
[14:54:33.449] <TB2>     INFO: 1430000 events read in total (44684ms).
[14:55:17.829] <TB2>     INFO: 2842272 events read in total (89064ms).
[14:56:02.475] <TB2>     INFO: 4263800 events read in total (133711ms).
[14:56:25.749] <TB2>     INFO: 5025280 events read in total (156984ms).
[14:56:25.789] <TB2>     INFO: Test took 158085ms.
[14:56:25.848] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:25.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:27.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:28.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:30.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:31.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:32.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:34.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:35.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:37.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:38.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:39.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:41.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:42.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:44.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:45.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:47.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:48.543] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230465536
[14:56:48.546] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1915 minThrLimit = 97.1782 minThrNLimit = 117.973 -> result = 97.1915 -> 97
[14:56:48.547] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7258 minThrLimit = 81.6893 minThrNLimit = 103.779 -> result = 81.7258 -> 81
[14:56:48.547] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7643 minThrLimit = 99.7578 minThrNLimit = 121.168 -> result = 99.7643 -> 99
[14:56:48.548] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6587 minThrLimit = 85.6562 minThrNLimit = 104.911 -> result = 85.6587 -> 85
[14:56:48.548] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4578 minThrLimit = 98.4451 minThrNLimit = 117.48 -> result = 98.4578 -> 98
[14:56:48.548] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7548 minThrLimit = 87.7432 minThrNLimit = 106.997 -> result = 87.7548 -> 87
[14:56:48.549] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.173 minThrLimit = 103.088 minThrNLimit = 132.621 -> result = 103.173 -> 103
[14:56:48.549] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3452 minThrLimit = 92.3323 minThrNLimit = 110.23 -> result = 92.3452 -> 92
[14:56:48.550] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2455 minThrLimit = 89.2434 minThrNLimit = 105.36 -> result = 89.2455 -> 89
[14:56:48.550] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1751 minThrLimit = 87.1535 minThrNLimit = 108.991 -> result = 87.1751 -> 87
[14:56:48.551] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3028 minThrLimit = 90.3024 minThrNLimit = 108.982 -> result = 90.3028 -> 90
[14:56:48.551] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6662 minThrLimit = 92.6655 minThrNLimit = 112.809 -> result = 92.6662 -> 92
[14:56:48.551] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8443 minThrLimit = 97.8424 minThrNLimit = 117.641 -> result = 97.8443 -> 97
[14:56:48.552] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0842 minThrLimit = 89.0735 minThrNLimit = 111.678 -> result = 89.0842 -> 89
[14:56:48.552] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5972 minThrLimit = 95.5847 minThrNLimit = 122.009 -> result = 95.5972 -> 95
[14:56:48.553] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7202 minThrLimit = 98.7148 minThrNLimit = 117.177 -> result = 98.7202 -> 98
[14:56:48.553] <TB2>     INFO: ROC 0 VthrComp = 97
[14:56:48.553] <TB2>     INFO: ROC 1 VthrComp = 81
[14:56:48.553] <TB2>     INFO: ROC 2 VthrComp = 99
[14:56:48.553] <TB2>     INFO: ROC 3 VthrComp = 85
[14:56:48.553] <TB2>     INFO: ROC 4 VthrComp = 98
[14:56:48.553] <TB2>     INFO: ROC 5 VthrComp = 87
[14:56:48.553] <TB2>     INFO: ROC 6 VthrComp = 103
[14:56:48.554] <TB2>     INFO: ROC 7 VthrComp = 92
[14:56:48.554] <TB2>     INFO: ROC 8 VthrComp = 89
[14:56:48.554] <TB2>     INFO: ROC 9 VthrComp = 87
[14:56:48.554] <TB2>     INFO: ROC 10 VthrComp = 90
[14:56:48.554] <TB2>     INFO: ROC 11 VthrComp = 92
[14:56:48.554] <TB2>     INFO: ROC 12 VthrComp = 97
[14:56:48.554] <TB2>     INFO: ROC 13 VthrComp = 89
[14:56:48.554] <TB2>     INFO: ROC 14 VthrComp = 95
[14:56:48.554] <TB2>     INFO: ROC 15 VthrComp = 98
[14:56:48.554] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:56:48.554] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:56:48.566] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:48.566] <TB2>     INFO:     run 1 of 1
[14:56:48.566] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:48.922] <TB2>     INFO: Expecting 5025280 events.
[14:57:25.065] <TB2>     INFO: 892888 events read in total (35428ms).
[14:58:00.109] <TB2>     INFO: 1783056 events read in total (70472ms).
[14:58:35.379] <TB2>     INFO: 2671248 events read in total (105742ms).
[14:59:10.403] <TB2>     INFO: 3549648 events read in total (140766ms).
[14:59:45.771] <TB2>     INFO: 4423344 events read in total (176134ms).
[15:00:09.390] <TB2>     INFO: 5025280 events read in total (199753ms).
[15:00:09.461] <TB2>     INFO: Test took 200895ms.
[15:00:09.631] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:09.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:11.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:13.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:15.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:16.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:18.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:20.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:21.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:23.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:24.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:26.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:28.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:29.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:31.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:33.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:34.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:36.659] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378707968
[15:00:36.662] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.8621 for pixel 39/1 mean/min/max = 46.5947/31.145/62.0443
[15:00:36.662] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5858 for pixel 0/17 mean/min/max = 46.5429/32.4069/60.679
[15:00:36.662] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.7317 for pixel 0/18 mean/min/max = 46.9212/32.0616/61.7808
[15:00:36.663] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.4052 for pixel 19/1 mean/min/max = 44.8481/33.1241/56.5722
[15:00:36.663] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.6995 for pixel 9/76 mean/min/max = 45.4032/32.093/58.7133
[15:00:36.663] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.395 for pixel 31/19 mean/min/max = 45.7888/33.1816/58.396
[15:00:36.664] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.444 for pixel 10/8 mean/min/max = 46.0528/31.6525/60.4531
[15:00:36.664] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.3258 for pixel 8/1 mean/min/max = 47.6946/33.0041/62.3852
[15:00:36.664] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.5168 for pixel 30/17 mean/min/max = 47.6847/33.8247/61.5448
[15:00:36.665] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.7132 for pixel 8/79 mean/min/max = 43.7733/31.6122/55.9343
[15:00:36.665] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.1924 for pixel 4/3 mean/min/max = 47.3992/32.5878/62.2106
[15:00:36.665] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.9124 for pixel 6/63 mean/min/max = 47.0488/32.1586/61.939
[15:00:36.666] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.6824 for pixel 18/1 mean/min/max = 47.3298/31.9665/62.693
[15:00:36.666] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.4809 for pixel 0/4 mean/min/max = 45.3686/33.1633/57.5739
[15:00:36.666] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.5101 for pixel 3/4 mean/min/max = 46.5819/32.574/60.5899
[15:00:36.667] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.3896 for pixel 10/0 mean/min/max = 45.4194/32.3904/58.4484
[15:00:36.667] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:36.800] <TB2>     INFO: Expecting 411648 events.
[15:00:44.467] <TB2>     INFO: 411648 events read in total (6942ms).
[15:00:44.473] <TB2>     INFO: Expecting 411648 events.
[15:00:52.103] <TB2>     INFO: 411648 events read in total (6968ms).
[15:00:52.112] <TB2>     INFO: Expecting 411648 events.
[15:00:59.793] <TB2>     INFO: 411648 events read in total (7023ms).
[15:00:59.805] <TB2>     INFO: Expecting 411648 events.
[15:01:07.420] <TB2>     INFO: 411648 events read in total (6952ms).
[15:01:07.434] <TB2>     INFO: Expecting 411648 events.
[15:01:15.115] <TB2>     INFO: 411648 events read in total (7024ms).
[15:01:15.133] <TB2>     INFO: Expecting 411648 events.
[15:01:22.761] <TB2>     INFO: 411648 events read in total (6973ms).
[15:01:22.780] <TB2>     INFO: Expecting 411648 events.
[15:01:30.400] <TB2>     INFO: 411648 events read in total (6969ms).
[15:01:30.421] <TB2>     INFO: Expecting 411648 events.
[15:01:37.987] <TB2>     INFO: 411648 events read in total (6918ms).
[15:01:38.012] <TB2>     INFO: Expecting 411648 events.
[15:01:45.680] <TB2>     INFO: 411648 events read in total (7023ms).
[15:01:45.706] <TB2>     INFO: Expecting 411648 events.
[15:01:53.374] <TB2>     INFO: 411648 events read in total (7020ms).
[15:01:53.403] <TB2>     INFO: Expecting 411648 events.
[15:02:01.086] <TB2>     INFO: 411648 events read in total (7044ms).
[15:02:01.120] <TB2>     INFO: Expecting 411648 events.
[15:02:08.714] <TB2>     INFO: 411648 events read in total (6953ms).
[15:02:08.747] <TB2>     INFO: Expecting 411648 events.
[15:02:16.318] <TB2>     INFO: 411648 events read in total (6932ms).
[15:02:16.355] <TB2>     INFO: Expecting 411648 events.
[15:02:23.000] <TB2>     INFO: 411648 events read in total (7012ms).
[15:02:24.036] <TB2>     INFO: Expecting 411648 events.
[15:02:31.702] <TB2>     INFO: 411648 events read in total (7027ms).
[15:02:31.743] <TB2>     INFO: Expecting 411648 events.
[15:02:39.294] <TB2>     INFO: 411648 events read in total (6926ms).
[15:02:39.336] <TB2>     INFO: Test took 122669ms.
[15:02:39.852] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4467 < 35 for itrim = 117; old thr = 34.3565 ... break
[15:02:39.888] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1097 < 35 for itrim = 116; old thr = 34.1763 ... break
[15:02:39.915] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0423 < 35 for itrim = 108; old thr = 34.2136 ... break
[15:02:39.947] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3933 < 35 for itrim+1 = 92; old thr = 34.8239 ... break
[15:02:39.976] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2527 < 35 for itrim = 108; old thr = 34.2033 ... break
[15:02:40.014] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5143 < 35 for itrim+1 = 108; old thr = 34.8415 ... break
[15:02:40.055] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3761 < 35 for itrim = 114; old thr = 34.6022 ... break
[15:02:40.089] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5059 < 35 for itrim+1 = 124; old thr = 34.5133 ... break
[15:02:40.115] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5299 < 35 for itrim = 105; old thr = 33.6293 ... break
[15:02:40.152] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5141 < 35 for itrim = 103; old thr = 34.0382 ... break
[15:02:40.183] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2545 < 35 for itrim+1 = 112; old thr = 34.8702 ... break
[15:02:40.214] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5538 < 35 for itrim+1 = 118; old thr = 34.8388 ... break
[15:02:40.247] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2245 < 35 for itrim = 116; old thr = 34.6949 ... break
[15:02:40.279] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0927 < 35 for itrim = 94; old thr = 34.0375 ... break
[15:02:40.317] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4081 < 35 for itrim = 125; old thr = 34.5306 ... break
[15:02:40.350] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1188 < 35 for itrim = 108; old thr = 33.3585 ... break
[15:02:40.428] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:02:40.439] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:40.439] <TB2>     INFO:     run 1 of 1
[15:02:40.439] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:40.783] <TB2>     INFO: Expecting 5025280 events.
[15:03:16.454] <TB2>     INFO: 870928 events read in total (34956ms).
[15:03:51.334] <TB2>     INFO: 1740464 events read in total (69836ms).
[15:04:26.154] <TB2>     INFO: 2607696 events read in total (104656ms).
[15:05:00.723] <TB2>     INFO: 3464896 events read in total (139225ms).
[15:05:35.582] <TB2>     INFO: 4317672 events read in total (174084ms).
[15:06:03.744] <TB2>     INFO: 5025280 events read in total (202246ms).
[15:06:03.816] <TB2>     INFO: Test took 203378ms.
[15:06:03.997] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:04.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:05.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:07.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:09.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:10.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:12.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:13.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:15.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:17.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:18.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:20.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:22.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:24.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:26.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:28.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:29.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:31.547] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276746240
[15:06:31.551] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.961232 .. 215.676874
[15:06:31.634] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 225 (-1/-1) hits flags = 528 (plus default)
[15:06:31.645] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:06:31.645] <TB2>     INFO:     run 1 of 1
[15:06:31.645] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:31.001] <TB2>     INFO: Expecting 7388160 events.
[15:07:38.720] <TB2>     INFO: 829288 events read in total (66008ms).
[15:08:12.608] <TB2>     INFO: 1658960 events read in total (99892ms).
[15:08:45.285] <TB2>     INFO: 2488704 events read in total (132569ms).
[15:09:17.863] <TB2>     INFO: 3318480 events read in total (165147ms).
[15:09:51.483] <TB2>     INFO: 4148024 events read in total (198767ms).
[15:10:25.414] <TB2>     INFO: 4975920 events read in total (232698ms).
[15:10:59.017] <TB2>     INFO: 5802656 events read in total (266301ms).
[15:11:33.088] <TB2>     INFO: 6628472 events read in total (300372ms).
[15:12:02.727] <TB2>     INFO: 7388160 events read in total (330011ms).
[15:12:02.844] <TB2>     INFO: Test took 331199ms.
[15:12:03.234] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:08.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:10.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:12.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:14.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:16.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:17.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:19.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:21.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:23.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:25.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:27.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:28.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:30.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:32.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:34.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:35.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:37.816] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407699456
[15:12:38.041] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.640822 .. 46.999906
[15:12:38.116] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:12:38.126] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:38.127] <TB2>     INFO:     run 1 of 1
[15:12:38.127] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:38.473] <TB2>     INFO: Expecting 1697280 events.
[15:13:18.943] <TB2>     INFO: 1146752 events read in total (39736ms).
[15:13:38.419] <TB2>     INFO: 1697280 events read in total (59212ms).
[15:13:38.436] <TB2>     INFO: Test took 60309ms.
[15:13:38.472] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:38.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:39.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:40.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:41.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:42.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:43.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:44.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:45.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:46.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:47.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:48.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:49.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:50.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:51.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:52.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:53.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:54.074] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 168026112
[15:13:54.155] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.544345 .. 43.777529
[15:13:54.228] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:13:54.239] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:13:54.239] <TB2>     INFO:     run 1 of 1
[15:13:54.239] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:54.581] <TB2>     INFO: Expecting 1431040 events.
[15:14:35.909] <TB2>     INFO: 1139592 events read in total (40613ms).
[15:14:46.562] <TB2>     INFO: 1431040 events read in total (51266ms).
[15:14:46.575] <TB2>     INFO: Test took 52336ms.
[15:14:46.605] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:46.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:47.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:48.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:49.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:50.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:51.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:52.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:53.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:54.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:55.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:56.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:57.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:58.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:58.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:59.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:00.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:01.821] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240201728
[15:15:01.903] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.634366 .. 43.777529
[15:15:01.978] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:15:01.988] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:01.988] <TB2>     INFO:     run 1 of 1
[15:15:01.988] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:02.333] <TB2>     INFO: Expecting 1364480 events.
[15:15:43.306] <TB2>     INFO: 1122432 events read in total (40258ms).
[15:15:52.172] <TB2>     INFO: 1364480 events read in total (49124ms).
[15:15:52.184] <TB2>     INFO: Test took 50197ms.
[15:15:52.215] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:52.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:53.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:54.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:55.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:56.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:56.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:57.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:58.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:59.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:00.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:01.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:02.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:03.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:04.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:05.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:06.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:07.343] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 168026112
[15:16:07.462] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:16:07.462] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:16:07.472] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:07.472] <TB2>     INFO:     run 1 of 1
[15:16:07.473] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:07.816] <TB2>     INFO: Expecting 1364480 events.
[15:16:47.696] <TB2>     INFO: 1075440 events read in total (39165ms).
[15:16:58.550] <TB2>     INFO: 1364480 events read in total (50019ms).
[15:16:58.562] <TB2>     INFO: Test took 51089ms.
[15:16:58.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:58.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:59.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:00.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:01.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:02.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:03.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:04.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:05.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:06.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:07.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:08.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:09.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:10.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:11.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:12.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:13.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:14.187] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260358144
[15:17:14.271] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:14.271] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:14.271] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:14.271] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:14.271] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:14.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:14.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:14.283] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C0.dat
[15:17:14.290] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C1.dat
[15:17:14.297] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C2.dat
[15:17:14.304] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C3.dat
[15:17:14.310] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C4.dat
[15:17:14.317] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C5.dat
[15:17:14.324] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C6.dat
[15:17:14.331] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C7.dat
[15:17:14.337] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C8.dat
[15:17:14.344] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C9.dat
[15:17:14.351] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C10.dat
[15:17:14.358] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C11.dat
[15:17:14.364] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C12.dat
[15:17:14.371] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C13.dat
[15:17:14.378] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C14.dat
[15:17:14.385] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C15.dat
[15:17:14.395] <TB2>     INFO: PixTestTrim::trimTest() done
[15:17:14.395] <TB2>     INFO: vtrim:     117 116 108  92 108 108 114 124 105 103 112 118 116  94 125 108 
[15:17:14.395] <TB2>     INFO: vthrcomp:   97  81  99  85  98  87 103  92  89  87  90  92  97  89  95  98 
[15:17:14.395] <TB2>     INFO: vcal mean:  34.94  35.01  34.98  34.98  34.93  35.02  34.93  35.03  34.95  35.01  34.96  34.92  34.96  34.97  35.02  34.97 
[15:17:14.395] <TB2>     INFO: vcal RMS:    0.96   0.81   0.86   0.81   0.84   0.83   1.01   0.93   0.89   0.80   0.88   0.89   1.05   0.77   0.86   0.87 
[15:17:14.395] <TB2>     INFO: bits mean:   9.68   9.00   8.96   9.94   9.57   9.34   9.39   9.46   9.20  10.22   9.30   9.45   9.46   9.39   9.46   9.61 
[15:17:14.395] <TB2>     INFO: bits RMS:    2.66   2.85   2.83   2.44   2.72   2.67   2.75   2.45   2.45   2.53   2.59   2.57   2.61   2.65   2.60   2.65 
[15:17:14.489] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:14.489] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:17:14.489] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:14.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:17:14.550] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:17:14.560] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:14.560] <TB2>     INFO:     run 1 of 1
[15:17:14.560] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:14.908] <TB2>     INFO: Expecting 4160000 events.
[15:18:01.759] <TB2>     INFO: 1176020 events read in total (46136ms).
[15:18:47.465] <TB2>     INFO: 2334485 events read in total (91842ms).
[15:19:33.981] <TB2>     INFO: 3476175 events read in total (138358ms).
[15:20:01.531] <TB2>     INFO: 4160000 events read in total (165908ms).
[15:20:01.586] <TB2>     INFO: Test took 167026ms.
[15:20:01.704] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:01.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:03.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:05.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:07.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:09.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:11.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:13.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:15.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:16.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:18.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:20.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:22.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:24.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:26.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:28.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:30.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:32.120] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315662336
[15:20:32.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:20:32.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:20:32.204] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[15:20:32.215] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:32.215] <TB2>     INFO:     run 1 of 1
[15:20:32.215] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:32.563] <TB2>     INFO: Expecting 3785600 events.
[15:21:20.151] <TB2>     INFO: 1182315 events read in total (46873ms).
[15:22:07.049] <TB2>     INFO: 2343960 events read in total (93771ms).
[15:22:54.020] <TB2>     INFO: 3490005 events read in total (140742ms).
[15:23:06.225] <TB2>     INFO: 3785600 events read in total (152947ms).
[15:23:06.283] <TB2>     INFO: Test took 154068ms.
[15:23:06.396] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:06.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:08.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:10.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:12.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:13.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:15.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:17.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:19.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:21.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:22.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:24.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:26.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:28.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:30.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:31.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:33.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:35.584] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222191616
[15:23:35.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:23:35.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:23:35.660] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:23:35.670] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:23:35.670] <TB2>     INFO:     run 1 of 1
[15:23:35.670] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:36.012] <TB2>     INFO: Expecting 3536000 events.
[15:24:23.776] <TB2>     INFO: 1230650 events read in total (47049ms).
[15:25:10.250] <TB2>     INFO: 2432610 events read in total (93523ms).
[15:25:53.902] <TB2>     INFO: 3536000 events read in total (137175ms).
[15:25:53.949] <TB2>     INFO: Test took 138280ms.
[15:25:54.043] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:54.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:55.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:57.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:59.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:01.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:02.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:04.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:06.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:07.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:09.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:11.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:12.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:14.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:16.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:18.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:19.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:21.443] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221822976
[15:26:21.444] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:26:21.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:26:21.518] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[15:26:21.528] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:26:21.528] <TB2>     INFO:     run 1 of 1
[15:26:21.528] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:21.870] <TB2>     INFO: Expecting 3515200 events.
[15:27:10.619] <TB2>     INFO: 1234410 events read in total (48034ms).
[15:27:58.332] <TB2>     INFO: 2440270 events read in total (95747ms).
[15:28:40.958] <TB2>     INFO: 3515200 events read in total (138374ms).
[15:28:41.006] <TB2>     INFO: Test took 139478ms.
[15:28:41.101] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:41.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:42.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:44.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:46.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:48.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:49.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:51.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:53.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:55.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:56.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:58.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:00.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:02.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:03.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:05.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:07.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:09.222] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209543168
[15:29:09.223] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:29:09.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:29:09.297] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[15:29:09.306] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:29:09.306] <TB2>     INFO:     run 1 of 1
[15:29:09.307] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:09.650] <TB2>     INFO: Expecting 3515200 events.
[15:29:58.116] <TB2>     INFO: 1233590 events read in total (47751ms).
[15:30:45.887] <TB2>     INFO: 2439410 events read in total (95522ms).
[15:31:28.636] <TB2>     INFO: 3515200 events read in total (138272ms).
[15:31:28.681] <TB2>     INFO: Test took 139374ms.
[15:31:28.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:28.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:30.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:32.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:34.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:35.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:37.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:39.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:40.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:42.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:44.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:45.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:47.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:49.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:51.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:52.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:54.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:56.195] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292528128
[15:31:56.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.0665, thr difference RMS: 1.50764
[15:31:56.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.86605, thr difference RMS: 1.30239
[15:31:56.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.8199, thr difference RMS: 1.33259
[15:31:56.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.54345, thr difference RMS: 1.53588
[15:31:56.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.91272, thr difference RMS: 1.32579
[15:31:56.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.33312, thr difference RMS: 1.63721
[15:31:56.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.58756, thr difference RMS: 1.50784
[15:31:56.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0561, thr difference RMS: 1.58495
[15:31:56.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.429, thr difference RMS: 1.67302
[15:31:56.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.53593, thr difference RMS: 1.26153
[15:31:56.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.67533, thr difference RMS: 1.53553
[15:31:56.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.15617, thr difference RMS: 1.67006
[15:31:56.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.5874, thr difference RMS: 1.2803
[15:31:56.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.32809, thr difference RMS: 1.50468
[15:31:56.199] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.26011, thr difference RMS: 1.66785
[15:31:56.199] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4332, thr difference RMS: 1.22583
[15:31:56.199] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0411, thr difference RMS: 1.52486
[15:31:56.199] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.74391, thr difference RMS: 1.29995
[15:31:56.199] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.7681, thr difference RMS: 1.32168
[15:31:56.200] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.59164, thr difference RMS: 1.54247
[15:31:56.200] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.78189, thr difference RMS: 1.32183
[15:31:56.200] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.20019, thr difference RMS: 1.63376
[15:31:56.200] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.64676, thr difference RMS: 1.46888
[15:31:56.200] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0413, thr difference RMS: 1.59875
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.3504, thr difference RMS: 1.62176
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.40662, thr difference RMS: 1.25197
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.58138, thr difference RMS: 1.51505
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.11027, thr difference RMS: 1.64404
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.47, thr difference RMS: 1.24936
[15:31:56.201] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.44283, thr difference RMS: 1.52641
[15:31:56.202] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.25079, thr difference RMS: 1.64444
[15:31:56.202] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.2774, thr difference RMS: 1.23428
[15:31:56.202] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.1093, thr difference RMS: 1.52478
[15:31:56.202] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.79858, thr difference RMS: 1.31042
[15:31:56.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.8048, thr difference RMS: 1.30489
[15:31:56.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.80685, thr difference RMS: 1.51803
[15:31:56.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.83774, thr difference RMS: 1.32497
[15:31:56.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.22532, thr difference RMS: 1.62564
[15:31:56.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.76949, thr difference RMS: 1.49579
[15:31:56.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0161, thr difference RMS: 1.61494
[15:31:56.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.2829, thr difference RMS: 1.64641
[15:31:56.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.4276, thr difference RMS: 1.25337
[15:31:56.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.54513, thr difference RMS: 1.54023
[15:31:56.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.16304, thr difference RMS: 1.69248
[15:31:56.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5325, thr difference RMS: 1.23823
[15:31:56.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.61579, thr difference RMS: 1.48039
[15:31:56.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.29767, thr difference RMS: 1.62283
[15:31:56.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.3098, thr difference RMS: 1.22939
[15:31:56.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1314, thr difference RMS: 1.51512
[15:31:56.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.84502, thr difference RMS: 1.30832
[15:31:56.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.8699, thr difference RMS: 1.33122
[15:31:56.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0303, thr difference RMS: 1.48929
[15:31:56.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.89703, thr difference RMS: 1.35079
[15:31:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.22928, thr difference RMS: 1.59656
[15:31:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.88693, thr difference RMS: 1.50936
[15:31:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0929, thr difference RMS: 1.63887
[15:31:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.2743, thr difference RMS: 1.67614
[15:31:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.50141, thr difference RMS: 1.25587
[15:31:56.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.62004, thr difference RMS: 1.53001
[15:31:56.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.16741, thr difference RMS: 1.73006
[15:31:56.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.5875, thr difference RMS: 1.23229
[15:31:56.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.76231, thr difference RMS: 1.46983
[15:31:56.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.39164, thr difference RMS: 1.64638
[15:31:56.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.3248, thr difference RMS: 1.21559
[15:31:56.309] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:31:56.312] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2288 seconds
[15:31:56.312] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:31:57.429] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:31:57.442] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:31:57.556] <TB2>     INFO: ######################################################################
[15:31:57.556] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:31:57.556] <TB2>     INFO: ######################################################################
[15:31:57.556] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:57.556] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:31:57.556] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:57.556] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:31:57.598] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:31:57.598] <TB2>     INFO:     run 1 of 1
[15:31:57.598] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:57.941] <TB2>     INFO: Expecting 59072000 events.
[15:32:26.705] <TB2>     INFO: 1072600 events read in total (28049ms).
[15:32:54.942] <TB2>     INFO: 2141400 events read in total (56286ms).
[15:33:22.379] <TB2>     INFO: 3211800 events read in total (83723ms).
[15:33:48.999] <TB2>     INFO: 4283000 events read in total (110343ms).
[15:34:17.030] <TB2>     INFO: 5351200 events read in total (138374ms).
[15:34:45.136] <TB2>     INFO: 6421000 events read in total (166480ms).
[15:35:13.086] <TB2>     INFO: 7492200 events read in total (194430ms).
[15:35:41.080] <TB2>     INFO: 8560800 events read in total (222424ms).
[15:36:09.077] <TB2>     INFO: 9631400 events read in total (250421ms).
[15:36:37.092] <TB2>     INFO: 10701600 events read in total (278436ms).
[15:37:05.127] <TB2>     INFO: 11769600 events read in total (306471ms).
[15:37:33.111] <TB2>     INFO: 12839400 events read in total (334455ms).
[15:38:01.137] <TB2>     INFO: 13911200 events read in total (362481ms).
[15:38:29.179] <TB2>     INFO: 14979600 events read in total (390523ms).
[15:38:57.256] <TB2>     INFO: 16049200 events read in total (418600ms).
[15:39:25.337] <TB2>     INFO: 17120000 events read in total (446681ms).
[15:39:53.417] <TB2>     INFO: 18188400 events read in total (474761ms).
[15:40:21.416] <TB2>     INFO: 19260800 events read in total (502760ms).
[15:40:49.418] <TB2>     INFO: 20330200 events read in total (530762ms).
[15:41:17.524] <TB2>     INFO: 21398200 events read in total (558868ms).
[15:41:45.581] <TB2>     INFO: 22469200 events read in total (586925ms).
[15:42:13.680] <TB2>     INFO: 23539200 events read in total (615024ms).
[15:42:41.637] <TB2>     INFO: 24607800 events read in total (642981ms).
[15:43:09.847] <TB2>     INFO: 25679800 events read in total (671192ms).
[15:43:37.926] <TB2>     INFO: 26748600 events read in total (699270ms).
[15:44:05.994] <TB2>     INFO: 27817000 events read in total (727338ms).
[15:44:34.115] <TB2>     INFO: 28889200 events read in total (755459ms).
[15:45:02.107] <TB2>     INFO: 29958000 events read in total (783451ms).
[15:45:30.152] <TB2>     INFO: 31026200 events read in total (811496ms).
[15:45:58.194] <TB2>     INFO: 32097400 events read in total (839538ms).
[15:46:26.316] <TB2>     INFO: 33166600 events read in total (867660ms).
[15:46:54.364] <TB2>     INFO: 34235000 events read in total (895708ms).
[15:47:22.474] <TB2>     INFO: 35305800 events read in total (923818ms).
[15:47:50.538] <TB2>     INFO: 36375200 events read in total (951882ms).
[15:48:18.531] <TB2>     INFO: 37443200 events read in total (979875ms).
[15:48:46.597] <TB2>     INFO: 38512600 events read in total (1007941ms).
[15:49:14.716] <TB2>     INFO: 39584000 events read in total (1036060ms).
[15:49:42.810] <TB2>     INFO: 40652000 events read in total (1064154ms).
[15:50:10.841] <TB2>     INFO: 41720000 events read in total (1092185ms).
[15:50:38.928] <TB2>     INFO: 42791600 events read in total (1120272ms).
[15:51:06.832] <TB2>     INFO: 43859600 events read in total (1148176ms).
[15:51:34.824] <TB2>     INFO: 44927600 events read in total (1176168ms).
[15:52:02.810] <TB2>     INFO: 45996800 events read in total (1204154ms).
[15:52:30.846] <TB2>     INFO: 47067000 events read in total (1232190ms).
[15:52:58.998] <TB2>     INFO: 48135000 events read in total (1260342ms).
[15:53:27.170] <TB2>     INFO: 49202800 events read in total (1288514ms).
[15:53:55.382] <TB2>     INFO: 50273200 events read in total (1316726ms).
[15:54:23.588] <TB2>     INFO: 51341800 events read in total (1344932ms).
[15:54:51.773] <TB2>     INFO: 52409800 events read in total (1373117ms).
[15:55:19.971] <TB2>     INFO: 53478400 events read in total (1401315ms).
[15:55:48.101] <TB2>     INFO: 54549200 events read in total (1429445ms).
[15:56:16.199] <TB2>     INFO: 55617400 events read in total (1457543ms).
[15:56:44.341] <TB2>     INFO: 56685200 events read in total (1485685ms).
[15:57:12.486] <TB2>     INFO: 57753200 events read in total (1513830ms).
[15:57:40.737] <TB2>     INFO: 58825000 events read in total (1542081ms).
[15:57:47.599] <TB2>     INFO: 59072000 events read in total (1548943ms).
[15:57:47.617] <TB2>     INFO: Test took 1550019ms.
[15:57:47.674] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:47.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:47.799] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:48.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:48.984] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:50.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:50.131] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:51.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:51.307] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:52.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:52.481] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:53.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:53.661] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:54.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:54.817] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:55.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:55.990] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:57.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:57.168] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:58.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:58.344] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:57:59.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:59.504] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:00.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:58:00.680] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:01.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:58:01.846] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:03.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:58:03.022] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:04.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:04.188] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:05.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:05.374] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:06.550] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448364544
[15:58:06.579] <TB2>     INFO: PixTestScurves::scurves() done 
[15:58:06.579] <TB2>     INFO: Vcal mean:  35.06  35.08  35.06  35.06  35.07  35.11  35.02  35.04  35.12  35.11  35.12  35.06  35.07  35.04  35.05  35.10 
[15:58:06.579] <TB2>     INFO: Vcal RMS:    0.85   0.69   0.75   0.69   0.74   0.69   0.90   0.82   0.77   0.68   0.78   0.78   0.95   0.66   0.75   0.73 
[15:58:06.579] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:58:06.651] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:58:06.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:58:06.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:58:06.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:58:06.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:58:06.652] <TB2>     INFO: ######################################################################
[15:58:06.652] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:58:06.652] <TB2>     INFO: ######################################################################
[15:58:06.655] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:58:06.997] <TB2>     INFO: Expecting 41600 events.
[15:58:11.063] <TB2>     INFO: 41600 events read in total (3342ms).
[15:58:11.064] <TB2>     INFO: Test took 4409ms.
[15:58:11.072] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:11.072] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:58:11.072] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:58:11.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 1, 30] has eff 8/10
[15:58:11.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 1, 30]
[15:58:11.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 36] has eff 0/10
[15:58:11.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 36]
[15:58:11.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 36, 26] has eff 0/10
[15:58:11.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 36, 26]
[15:58:11.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:58:11.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:58:11.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:58:11.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:58:11.422] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:58:11.767] <TB2>     INFO: Expecting 41600 events.
[15:58:15.939] <TB2>     INFO: 41600 events read in total (3457ms).
[15:58:15.940] <TB2>     INFO: Test took 4518ms.
[15:58:15.948] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:15.948] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:58:15.948] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:58:15.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.584
[15:58:15.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 165
[15:58:15.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.255
[15:58:15.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.989
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.812
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 186
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.968
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.099
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 193
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.14
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.48
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.041
[15:58:15.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 182
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.114
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 198
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.264
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 173
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.606
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.008
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.265
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 181
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.547
[15:58:15.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:58:15.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.184
[15:58:15.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[15:58:15.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:58:15.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:58:15.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:58:16.041] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:58:16.385] <TB2>     INFO: Expecting 41600 events.
[15:58:20.535] <TB2>     INFO: 41600 events read in total (3436ms).
[15:58:20.536] <TB2>     INFO: Test took 4495ms.
[15:58:20.543] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:20.543] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:58:20.544] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:58:20.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 0
[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.919
[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 57
[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3629
[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 65
[15:58:20.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3191
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9352
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 81
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6463
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8566
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 91
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1053
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8766
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,43] phvalue 79
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7314
[15:58:20.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 72
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.225
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 102
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4313
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 74
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7856
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8243
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9803
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 76
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5345
[15:58:20.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 89
[15:58:20.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9824
[15:58:20.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 84
[15:58:20.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 0 0
[15:58:20.957] <TB2>     INFO: Expecting 2560 events.
[15:58:21.913] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:21.914] <TB2>     INFO: Test took 1362ms.
[15:58:21.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:21.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[15:58:22.421] <TB2>     INFO: Expecting 2560 events.
[15:58:23.379] <TB2>     INFO: 2560 events read in total (243ms).
[15:58:23.379] <TB2>     INFO: Test took 1464ms.
[15:58:23.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:23.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[15:58:23.887] <TB2>     INFO: Expecting 2560 events.
[15:58:24.844] <TB2>     INFO: 2560 events read in total (243ms).
[15:58:24.845] <TB2>     INFO: Test took 1465ms.
[15:58:24.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:24.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[15:58:25.352] <TB2>     INFO: Expecting 2560 events.
[15:58:26.310] <TB2>     INFO: 2560 events read in total (243ms).
[15:58:26.310] <TB2>     INFO: Test took 1465ms.
[15:58:26.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:26.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:58:26.817] <TB2>     INFO: Expecting 2560 events.
[15:58:27.774] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:27.775] <TB2>     INFO: Test took 1465ms.
[15:58:27.775] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:27.775] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 5 5
[15:58:28.282] <TB2>     INFO: Expecting 2560 events.
[15:58:29.240] <TB2>     INFO: 2560 events read in total (243ms).
[15:58:29.240] <TB2>     INFO: Test took 1465ms.
[15:58:29.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:29.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:58:29.748] <TB2>     INFO: Expecting 2560 events.
[15:58:30.705] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:30.705] <TB2>     INFO: Test took 1465ms.
[15:58:30.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:30.706] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 43, 7 7
[15:58:31.213] <TB2>     INFO: Expecting 2560 events.
[15:58:32.170] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:32.171] <TB2>     INFO: Test took 1465ms.
[15:58:32.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:32.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 8 8
[15:58:32.678] <TB2>     INFO: Expecting 2560 events.
[15:58:33.635] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:33.635] <TB2>     INFO: Test took 1464ms.
[15:58:33.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:33.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 9 9
[15:58:34.143] <TB2>     INFO: Expecting 2560 events.
[15:58:35.100] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:35.100] <TB2>     INFO: Test took 1464ms.
[15:58:35.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:35.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 10 10
[15:58:35.608] <TB2>     INFO: Expecting 2560 events.
[15:58:36.565] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:36.565] <TB2>     INFO: Test took 1464ms.
[15:58:36.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:36.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:58:37.073] <TB2>     INFO: Expecting 2560 events.
[15:58:38.030] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:38.031] <TB2>     INFO: Test took 1465ms.
[15:58:38.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:38.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[15:58:38.538] <TB2>     INFO: Expecting 2560 events.
[15:58:39.498] <TB2>     INFO: 2560 events read in total (245ms).
[15:58:39.498] <TB2>     INFO: Test took 1467ms.
[15:58:39.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:39.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 13 13
[15:58:40.006] <TB2>     INFO: Expecting 2560 events.
[15:58:40.966] <TB2>     INFO: 2560 events read in total (245ms).
[15:58:40.966] <TB2>     INFO: Test took 1467ms.
[15:58:40.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:40.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 14 14
[15:58:41.474] <TB2>     INFO: Expecting 2560 events.
[15:58:42.431] <TB2>     INFO: 2560 events read in total (242ms).
[15:58:42.431] <TB2>     INFO: Test took 1464ms.
[15:58:42.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:42.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 15 15
[15:58:42.939] <TB2>     INFO: Expecting 2560 events.
[15:58:43.899] <TB2>     INFO: 2560 events read in total (245ms).
[15:58:43.899] <TB2>     INFO: Test took 1467ms.
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:58:43.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:58:43.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:58:43.903] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:44.409] <TB2>     INFO: Expecting 655360 events.
[15:58:56.168] <TB2>     INFO: 655360 events read in total (11044ms).
[15:58:56.179] <TB2>     INFO: Expecting 655360 events.
[15:59:07.774] <TB2>     INFO: 655360 events read in total (11036ms).
[15:59:07.789] <TB2>     INFO: Expecting 655360 events.
[15:59:19.354] <TB2>     INFO: 655360 events read in total (11009ms).
[15:59:19.374] <TB2>     INFO: Expecting 655360 events.
[15:59:30.936] <TB2>     INFO: 655360 events read in total (11006ms).
[15:59:30.959] <TB2>     INFO: Expecting 655360 events.
[15:59:42.559] <TB2>     INFO: 655360 events read in total (11054ms).
[15:59:42.587] <TB2>     INFO: Expecting 655360 events.
[15:59:54.116] <TB2>     INFO: 655360 events read in total (10984ms).
[15:59:54.149] <TB2>     INFO: Expecting 655360 events.
[16:00:05.668] <TB2>     INFO: 655360 events read in total (10978ms).
[16:00:05.704] <TB2>     INFO: Expecting 655360 events.
[16:00:17.250] <TB2>     INFO: 655360 events read in total (11011ms).
[16:00:17.290] <TB2>     INFO: Expecting 655360 events.
[16:00:28.862] <TB2>     INFO: 655360 events read in total (11039ms).
[16:00:28.907] <TB2>     INFO: Expecting 655360 events.
[16:00:40.530] <TB2>     INFO: 655360 events read in total (11094ms).
[16:00:40.580] <TB2>     INFO: Expecting 655360 events.
[16:00:52.158] <TB2>     INFO: 655360 events read in total (11051ms).
[16:00:52.210] <TB2>     INFO: Expecting 655360 events.
[16:01:03.766] <TB2>     INFO: 655360 events read in total (11029ms).
[16:01:03.832] <TB2>     INFO: Expecting 655360 events.
[16:01:15.437] <TB2>     INFO: 655360 events read in total (11078ms).
[16:01:15.498] <TB2>     INFO: Expecting 655360 events.
[16:01:27.057] <TB2>     INFO: 655360 events read in total (11032ms).
[16:01:27.130] <TB2>     INFO: Expecting 655360 events.
[16:01:38.703] <TB2>     INFO: 655360 events read in total (11046ms).
[16:01:38.772] <TB2>     INFO: Expecting 655360 events.
[16:01:50.377] <TB2>     INFO: 655360 events read in total (11079ms).
[16:01:50.451] <TB2>     INFO: Test took 186548ms.
[16:01:50.547] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:50.854] <TB2>     INFO: Expecting 655360 events.
[16:02:02.595] <TB2>     INFO: 655360 events read in total (11026ms).
[16:02:02.606] <TB2>     INFO: Expecting 655360 events.
[16:02:14.170] <TB2>     INFO: 655360 events read in total (11000ms).
[16:02:14.185] <TB2>     INFO: Expecting 655360 events.
[16:02:25.748] <TB2>     INFO: 655360 events read in total (11003ms).
[16:02:25.771] <TB2>     INFO: Expecting 655360 events.
[16:02:37.302] <TB2>     INFO: 655360 events read in total (10981ms).
[16:02:37.326] <TB2>     INFO: Expecting 655360 events.
[16:02:48.905] <TB2>     INFO: 655360 events read in total (11029ms).
[16:02:48.933] <TB2>     INFO: Expecting 655360 events.
[16:03:00.501] <TB2>     INFO: 655360 events read in total (11022ms).
[16:03:00.532] <TB2>     INFO: Expecting 655360 events.
[16:03:12.094] <TB2>     INFO: 655360 events read in total (11020ms).
[16:03:12.130] <TB2>     INFO: Expecting 655360 events.
[16:03:23.640] <TB2>     INFO: 655360 events read in total (10979ms).
[16:03:23.680] <TB2>     INFO: Expecting 655360 events.
[16:03:35.212] <TB2>     INFO: 655360 events read in total (11000ms).
[16:03:35.256] <TB2>     INFO: Expecting 655360 events.
[16:03:46.884] <TB2>     INFO: 655360 events read in total (11100ms).
[16:03:46.935] <TB2>     INFO: Expecting 655360 events.
[16:03:58.507] <TB2>     INFO: 655360 events read in total (11045ms).
[16:03:58.567] <TB2>     INFO: Expecting 655360 events.
[16:04:10.115] <TB2>     INFO: 655360 events read in total (11022ms).
[16:04:10.173] <TB2>     INFO: Expecting 655360 events.
[16:04:21.727] <TB2>     INFO: 655360 events read in total (11028ms).
[16:04:21.797] <TB2>     INFO: Expecting 655360 events.
[16:04:33.383] <TB2>     INFO: 655360 events read in total (11060ms).
[16:04:33.448] <TB2>     INFO: Expecting 655360 events.
[16:04:45.023] <TB2>     INFO: 655360 events read in total (11048ms).
[16:04:45.095] <TB2>     INFO: Expecting 655360 events.
[16:04:56.667] <TB2>     INFO: 655360 events read in total (11045ms).
[16:04:56.743] <TB2>     INFO: Test took 186196ms.
[16:04:57.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:04:57.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:04:57.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:04:57.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:04:57.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:04:57.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:04:57.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:04:57.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:04:57.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:04:57.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:04:57.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:04:57.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:04:57.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:04:57.032] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.040] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.046] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.053] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.060] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.067] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.073] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.080] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.087] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.094] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.100] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.107] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.114] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.121] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.128] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.134] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:04:57.141] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:04:57.148] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:04:57.155] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:04:57.161] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:04:57.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:04:57.198] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[16:04:57.198] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[16:04:57.198] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[16:04:57.199] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[16:04:57.200] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[16:04:57.201] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[16:04:57.547] <TB2>     INFO: Expecting 41600 events.
[16:05:01.390] <TB2>     INFO: 41600 events read in total (3128ms).
[16:05:01.391] <TB2>     INFO: Test took 4186ms.
[16:05:02.038] <TB2>     INFO: Expecting 41600 events.
[16:05:05.857] <TB2>     INFO: 41600 events read in total (3103ms).
[16:05:05.857] <TB2>     INFO: Test took 4165ms.
[16:05:06.504] <TB2>     INFO: Expecting 41600 events.
[16:05:10.309] <TB2>     INFO: 41600 events read in total (3090ms).
[16:05:10.310] <TB2>     INFO: Test took 4149ms.
[16:05:10.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:10.744] <TB2>     INFO: Expecting 2560 events.
[16:05:11.702] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:11.703] <TB2>     INFO: Test took 1090ms.
[16:05:11.705] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:12.211] <TB2>     INFO: Expecting 2560 events.
[16:05:13.171] <TB2>     INFO: 2560 events read in total (245ms).
[16:05:13.172] <TB2>     INFO: Test took 1467ms.
[16:05:13.174] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:13.680] <TB2>     INFO: Expecting 2560 events.
[16:05:14.638] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:14.638] <TB2>     INFO: Test took 1464ms.
[16:05:14.640] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:15.147] <TB2>     INFO: Expecting 2560 events.
[16:05:16.105] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:16.105] <TB2>     INFO: Test took 1465ms.
[16:05:16.107] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:16.613] <TB2>     INFO: Expecting 2560 events.
[16:05:17.571] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:17.571] <TB2>     INFO: Test took 1464ms.
[16:05:17.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:18.079] <TB2>     INFO: Expecting 2560 events.
[16:05:19.038] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:19.038] <TB2>     INFO: Test took 1465ms.
[16:05:19.041] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:19.547] <TB2>     INFO: Expecting 2560 events.
[16:05:20.505] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:20.505] <TB2>     INFO: Test took 1464ms.
[16:05:20.507] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:21.013] <TB2>     INFO: Expecting 2560 events.
[16:05:21.970] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:21.971] <TB2>     INFO: Test took 1464ms.
[16:05:21.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:22.479] <TB2>     INFO: Expecting 2560 events.
[16:05:23.437] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:23.438] <TB2>     INFO: Test took 1466ms.
[16:05:23.440] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:23.946] <TB2>     INFO: Expecting 2560 events.
[16:05:24.903] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:24.903] <TB2>     INFO: Test took 1463ms.
[16:05:24.905] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:25.411] <TB2>     INFO: Expecting 2560 events.
[16:05:26.370] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:26.371] <TB2>     INFO: Test took 1466ms.
[16:05:26.373] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:26.879] <TB2>     INFO: Expecting 2560 events.
[16:05:27.838] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:27.839] <TB2>     INFO: Test took 1466ms.
[16:05:27.840] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:28.347] <TB2>     INFO: Expecting 2560 events.
[16:05:29.305] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:29.305] <TB2>     INFO: Test took 1465ms.
[16:05:29.307] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:29.813] <TB2>     INFO: Expecting 2560 events.
[16:05:30.771] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:30.771] <TB2>     INFO: Test took 1464ms.
[16:05:30.773] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:31.280] <TB2>     INFO: Expecting 2560 events.
[16:05:32.237] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:32.237] <TB2>     INFO: Test took 1464ms.
[16:05:32.239] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:32.746] <TB2>     INFO: Expecting 2560 events.
[16:05:33.705] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:33.705] <TB2>     INFO: Test took 1466ms.
[16:05:33.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:34.213] <TB2>     INFO: Expecting 2560 events.
[16:05:35.170] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:35.171] <TB2>     INFO: Test took 1464ms.
[16:05:35.173] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:35.679] <TB2>     INFO: Expecting 2560 events.
[16:05:36.638] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:36.638] <TB2>     INFO: Test took 1465ms.
[16:05:36.641] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:37.147] <TB2>     INFO: Expecting 2560 events.
[16:05:38.105] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:38.106] <TB2>     INFO: Test took 1466ms.
[16:05:38.108] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:38.614] <TB2>     INFO: Expecting 2560 events.
[16:05:39.571] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:39.572] <TB2>     INFO: Test took 1464ms.
[16:05:39.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:40.080] <TB2>     INFO: Expecting 2560 events.
[16:05:41.037] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:41.038] <TB2>     INFO: Test took 1465ms.
[16:05:41.041] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:41.546] <TB2>     INFO: Expecting 2560 events.
[16:05:42.507] <TB2>     INFO: 2560 events read in total (245ms).
[16:05:42.507] <TB2>     INFO: Test took 1466ms.
[16:05:42.510] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:43.015] <TB2>     INFO: Expecting 2560 events.
[16:05:43.974] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:43.974] <TB2>     INFO: Test took 1464ms.
[16:05:43.976] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:44.483] <TB2>     INFO: Expecting 2560 events.
[16:05:45.441] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:45.441] <TB2>     INFO: Test took 1465ms.
[16:05:45.444] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:45.950] <TB2>     INFO: Expecting 2560 events.
[16:05:46.907] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:46.907] <TB2>     INFO: Test took 1464ms.
[16:05:46.909] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:47.416] <TB2>     INFO: Expecting 2560 events.
[16:05:48.374] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:48.374] <TB2>     INFO: Test took 1465ms.
[16:05:48.376] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:48.883] <TB2>     INFO: Expecting 2560 events.
[16:05:49.842] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:49.842] <TB2>     INFO: Test took 1466ms.
[16:05:49.844] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:50.351] <TB2>     INFO: Expecting 2560 events.
[16:05:51.309] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:51.309] <TB2>     INFO: Test took 1465ms.
[16:05:51.312] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:51.818] <TB2>     INFO: Expecting 2560 events.
[16:05:52.777] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:52.777] <TB2>     INFO: Test took 1465ms.
[16:05:52.779] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:53.286] <TB2>     INFO: Expecting 2560 events.
[16:05:54.244] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:54.245] <TB2>     INFO: Test took 1466ms.
[16:05:54.247] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:54.753] <TB2>     INFO: Expecting 2560 events.
[16:05:55.712] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:55.712] <TB2>     INFO: Test took 1465ms.
[16:05:55.715] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:56.221] <TB2>     INFO: Expecting 2560 events.
[16:05:57.179] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:57.179] <TB2>     INFO: Test took 1465ms.
[16:05:58.189] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:05:58.189] <TB2>     INFO: PH scale (per ROC):    66  79  80  76  60  78  73  64  70  76  66  68  65  78  73  80
[16:05:58.189] <TB2>     INFO: PH offset (per ROC):  195 180 184 172 176 163 189 177 179 154 180 186 189 173 165 170
[16:05:58.360] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:05:58.365] <TB2>     INFO: ######################################################################
[16:05:58.365] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:05:58.365] <TB2>     INFO: ######################################################################
[16:05:58.365] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:05:58.377] <TB2>     INFO: scanning low vcal = 10
[16:05:58.718] <TB2>     INFO: Expecting 41600 events.
[16:06:02.423] <TB2>     INFO: 41600 events read in total (2990ms).
[16:06:02.423] <TB2>     INFO: Test took 4046ms.
[16:06:02.425] <TB2>     INFO: scanning low vcal = 20
[16:06:02.931] <TB2>     INFO: Expecting 41600 events.
[16:06:06.642] <TB2>     INFO: 41600 events read in total (2996ms).
[16:06:06.642] <TB2>     INFO: Test took 4217ms.
[16:06:06.643] <TB2>     INFO: scanning low vcal = 30
[16:06:07.150] <TB2>     INFO: Expecting 41600 events.
[16:06:10.876] <TB2>     INFO: 41600 events read in total (3011ms).
[16:06:10.877] <TB2>     INFO: Test took 4233ms.
[16:06:10.879] <TB2>     INFO: scanning low vcal = 40
[16:06:11.380] <TB2>     INFO: Expecting 41600 events.
[16:06:15.620] <TB2>     INFO: 41600 events read in total (3525ms).
[16:06:15.620] <TB2>     INFO: Test took 4741ms.
[16:06:15.623] <TB2>     INFO: scanning low vcal = 50
[16:06:16.041] <TB2>     INFO: Expecting 41600 events.
[16:06:20.294] <TB2>     INFO: 41600 events read in total (3538ms).
[16:06:20.294] <TB2>     INFO: Test took 4671ms.
[16:06:20.297] <TB2>     INFO: scanning low vcal = 60
[16:06:20.716] <TB2>     INFO: Expecting 41600 events.
[16:06:24.972] <TB2>     INFO: 41600 events read in total (3542ms).
[16:06:24.973] <TB2>     INFO: Test took 4676ms.
[16:06:24.976] <TB2>     INFO: scanning low vcal = 70
[16:06:25.391] <TB2>     INFO: Expecting 41600 events.
[16:06:29.629] <TB2>     INFO: 41600 events read in total (3523ms).
[16:06:29.630] <TB2>     INFO: Test took 4654ms.
[16:06:29.632] <TB2>     INFO: scanning low vcal = 80
[16:06:30.051] <TB2>     INFO: Expecting 41600 events.
[16:06:34.310] <TB2>     INFO: 41600 events read in total (3544ms).
[16:06:34.311] <TB2>     INFO: Test took 4678ms.
[16:06:34.314] <TB2>     INFO: scanning low vcal = 90
[16:06:34.731] <TB2>     INFO: Expecting 41600 events.
[16:06:38.995] <TB2>     INFO: 41600 events read in total (3549ms).
[16:06:38.996] <TB2>     INFO: Test took 4682ms.
[16:06:38.000] <TB2>     INFO: scanning low vcal = 100
[16:06:39.413] <TB2>     INFO: Expecting 41600 events.
[16:06:43.801] <TB2>     INFO: 41600 events read in total (3673ms).
[16:06:43.802] <TB2>     INFO: Test took 4802ms.
[16:06:43.804] <TB2>     INFO: scanning low vcal = 110
[16:06:44.221] <TB2>     INFO: Expecting 41600 events.
[16:06:48.482] <TB2>     INFO: 41600 events read in total (3546ms).
[16:06:48.482] <TB2>     INFO: Test took 4678ms.
[16:06:48.486] <TB2>     INFO: scanning low vcal = 120
[16:06:48.902] <TB2>     INFO: Expecting 41600 events.
[16:06:53.152] <TB2>     INFO: 41600 events read in total (3535ms).
[16:06:53.153] <TB2>     INFO: Test took 4667ms.
[16:06:53.155] <TB2>     INFO: scanning low vcal = 130
[16:06:53.573] <TB2>     INFO: Expecting 41600 events.
[16:06:57.840] <TB2>     INFO: 41600 events read in total (3553ms).
[16:06:57.840] <TB2>     INFO: Test took 4685ms.
[16:06:57.843] <TB2>     INFO: scanning low vcal = 140
[16:06:58.261] <TB2>     INFO: Expecting 41600 events.
[16:07:02.508] <TB2>     INFO: 41600 events read in total (3531ms).
[16:07:02.508] <TB2>     INFO: Test took 4665ms.
[16:07:02.513] <TB2>     INFO: scanning low vcal = 150
[16:07:02.930] <TB2>     INFO: Expecting 41600 events.
[16:07:07.183] <TB2>     INFO: 41600 events read in total (3538ms).
[16:07:07.183] <TB2>     INFO: Test took 4670ms.
[16:07:07.186] <TB2>     INFO: scanning low vcal = 160
[16:07:07.601] <TB2>     INFO: Expecting 41600 events.
[16:07:11.860] <TB2>     INFO: 41600 events read in total (3544ms).
[16:07:11.861] <TB2>     INFO: Test took 4675ms.
[16:07:11.864] <TB2>     INFO: scanning low vcal = 170
[16:07:12.282] <TB2>     INFO: Expecting 41600 events.
[16:07:16.540] <TB2>     INFO: 41600 events read in total (3543ms).
[16:07:16.541] <TB2>     INFO: Test took 4677ms.
[16:07:16.545] <TB2>     INFO: scanning low vcal = 180
[16:07:16.958] <TB2>     INFO: Expecting 41600 events.
[16:07:21.200] <TB2>     INFO: 41600 events read in total (3527ms).
[16:07:21.201] <TB2>     INFO: Test took 4656ms.
[16:07:21.204] <TB2>     INFO: scanning low vcal = 190
[16:07:21.621] <TB2>     INFO: Expecting 41600 events.
[16:07:25.880] <TB2>     INFO: 41600 events read in total (3544ms).
[16:07:25.881] <TB2>     INFO: Test took 4677ms.
[16:07:25.884] <TB2>     INFO: scanning low vcal = 200
[16:07:26.301] <TB2>     INFO: Expecting 41600 events.
[16:07:30.560] <TB2>     INFO: 41600 events read in total (3544ms).
[16:07:30.561] <TB2>     INFO: Test took 4677ms.
[16:07:30.563] <TB2>     INFO: scanning low vcal = 210
[16:07:30.980] <TB2>     INFO: Expecting 41600 events.
[16:07:35.232] <TB2>     INFO: 41600 events read in total (3537ms).
[16:07:35.233] <TB2>     INFO: Test took 4669ms.
[16:07:35.235] <TB2>     INFO: scanning low vcal = 220
[16:07:35.653] <TB2>     INFO: Expecting 41600 events.
[16:07:39.906] <TB2>     INFO: 41600 events read in total (3538ms).
[16:07:39.907] <TB2>     INFO: Test took 4672ms.
[16:07:39.909] <TB2>     INFO: scanning low vcal = 230
[16:07:40.329] <TB2>     INFO: Expecting 41600 events.
[16:07:44.592] <TB2>     INFO: 41600 events read in total (3548ms).
[16:07:44.593] <TB2>     INFO: Test took 4684ms.
[16:07:44.596] <TB2>     INFO: scanning low vcal = 240
[16:07:45.012] <TB2>     INFO: Expecting 41600 events.
[16:07:49.268] <TB2>     INFO: 41600 events read in total (3542ms).
[16:07:49.269] <TB2>     INFO: Test took 4673ms.
[16:07:49.272] <TB2>     INFO: scanning low vcal = 250
[16:07:49.689] <TB2>     INFO: Expecting 41600 events.
[16:07:53.930] <TB2>     INFO: 41600 events read in total (3526ms).
[16:07:53.930] <TB2>     INFO: Test took 4658ms.
[16:07:53.935] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:07:54.350] <TB2>     INFO: Expecting 41600 events.
[16:07:58.612] <TB2>     INFO: 41600 events read in total (3548ms).
[16:07:58.613] <TB2>     INFO: Test took 4678ms.
[16:07:58.615] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:07:59.032] <TB2>     INFO: Expecting 41600 events.
[16:08:03.277] <TB2>     INFO: 41600 events read in total (3530ms).
[16:08:03.278] <TB2>     INFO: Test took 4662ms.
[16:08:03.280] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:08:03.699] <TB2>     INFO: Expecting 41600 events.
[16:08:07.962] <TB2>     INFO: 41600 events read in total (3548ms).
[16:08:07.962] <TB2>     INFO: Test took 4682ms.
[16:08:07.965] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:08:08.379] <TB2>     INFO: Expecting 41600 events.
[16:08:12.625] <TB2>     INFO: 41600 events read in total (3531ms).
[16:08:12.626] <TB2>     INFO: Test took 4661ms.
[16:08:12.629] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:08:13.046] <TB2>     INFO: Expecting 41600 events.
[16:08:17.309] <TB2>     INFO: 41600 events read in total (3548ms).
[16:08:17.310] <TB2>     INFO: Test took 4681ms.
[16:08:17.845] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:08:17.848] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:08:17.848] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:08:17.848] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:08:17.848] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:08:17.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:08:17.850] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:08:56.750] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:08:56.750] <TB2>     INFO: non-linearity mean:  0.963 0.958 0.964 0.963 0.958 0.963 0.959 0.960 0.960 0.953 0.953 0.962 0.961 0.962 0.957 0.967
[16:08:56.750] <TB2>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.005 0.006 0.005 0.007 0.006 0.007 0.006 0.008 0.006 0.006 0.005 0.006 0.004
[16:08:56.750] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:08:56.773] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:08:56.796] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:08:56.818] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:08:56.840] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:08:56.872] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:08:56.895] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:08:56.917] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:08:56.939] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:08:56.961] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:08:56.983] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:08:56.005] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:08:57.027] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:08:57.050] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:08:57.072] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:08:57.094] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:08:57.116] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:08:57.116] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:08:57.140] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:08:57.140] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:08:57.157] <TB2>     INFO: ######################################################################
[16:08:57.157] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:08:57.157] <TB2>     INFO: ######################################################################
[16:08:57.160] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:08:57.170] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:08:57.170] <TB2>     INFO:     run 1 of 1
[16:08:57.170] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:57.513] <TB2>     INFO: Expecting 3120000 events.
[16:09:48.078] <TB2>     INFO: 1299470 events read in total (49850ms).
[16:10:37.756] <TB2>     INFO: 2596325 events read in total (99528ms).
[16:10:57.981] <TB2>     INFO: 3120000 events read in total (119753ms).
[16:10:58.019] <TB2>     INFO: Test took 120850ms.
[16:10:58.088] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:58.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:59.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:01.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:02.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:03.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:05.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:06.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:08.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:09.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:10.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:12.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:13.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:14.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:16.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:17.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:19.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:20.617] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347070464
[16:11:20.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:11:20.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9488, RMS = 1.42535
[16:11:20.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:11:20.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:11:20.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2143, RMS = 1.69074
[16:11:20.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1217, RMS = 1.65599
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.792, RMS = 2.07483
[16:11:20.906] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8915, RMS = 1.73886
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4455, RMS = 1.74405
[16:11:20.907] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5174, RMS = 1.27444
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.843, RMS = 1.63204
[16:11:20.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:20.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:11:20.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5527, RMS = 1.64238
[16:11:20.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:11:20.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:11:20.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4827, RMS = 1.96905
[16:11:20.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3727, RMS = 1.59121
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9257, RMS = 2.24492
[16:11:20.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2271, RMS = 1.87098
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5461, RMS = 1.71864
[16:11:20.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2119, RMS = 1.16873
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4222, RMS = 1.61366
[16:11:20.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1108, RMS = 1.33036
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4766, RMS = 1.60252
[16:11:20.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1384, RMS = 1.42406
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1909, RMS = 1.35343
[16:11:20.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5797, RMS = 1.47626
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8914, RMS = 1.57855
[16:11:20.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:11:20.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:11:20.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6441, RMS = 1.1607
[16:11:20.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:11:20.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:11:20.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5399, RMS = 1.00987
[16:11:20.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3376, RMS = 1.00259
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.681, RMS = 1.30165
[16:11:20.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3598, RMS = 1.24981
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3688, RMS = 1.4301
[16:11:20.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.257, RMS = 1.24337
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1182, RMS = 1.59541
[16:11:20.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1491, RMS = 1.13892
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8492, RMS = 1.47668
[16:11:20.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:11:20.925] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[16:11:20.925] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:11:20.925] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:11:21.862] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:11:21.862] <TB2>     INFO: enter test to run
[16:11:21.862] <TB2>     INFO:   test:  no parameter change
[16:11:21.863] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 380.2mA
[16:11:21.864] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[16:11:21.864] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[16:11:21.864] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:11:22.680] <TB2>    QUIET: Connection to board 141 closed.
[16:11:22.728] <TB2>     INFO: pXar: this is the end, my friend
[16:11:22.729] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
