

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_6'
================================================================
* Date:           Thu Sep 12 16:27:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1441|     1441|  7.205 us|  7.205 us|  1441|  1441|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58  |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65    |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1000_1_VITIS_LOOP_1001_2  |     1440|     1440|        90|          -|          -|    16|        no|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       74|      357|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|       88|      503|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65    |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI    |        0|   0|  14|  159|    0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58  |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1  |        0|   0|  60|  198|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                           |                                                      |        0|   0|  74|  357|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                    |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1000_fu_86_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln1000_fu_80_p2  |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          11|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  37|          7|    1|          7|
    |ap_done                                   |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_write  |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_1_read                  |   9|          2|    1|          2|
    |indvar_flatten13_fu_50                    |   9|          2|    5|         10|
    |local_C_address0                          |  14|          3|    4|         12|
    |local_C_ce0                               |  14|          3|    1|          3|
    |local_C_ce1                               |   9|          2|    1|          2|
    |local_C_we1                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 119|         25|   16|         42|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |ap_done_reg                                                                  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65_ap_start_reg    |  1|   0|    1|          0|
    |indvar_flatten13_fu_50                                                       |  5|   0|    5|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 14|   0|   14|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_1_din             |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_num_data_valid  |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_fifo_cap        |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_full_n          |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_write           |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_PE_1_1_dout                           |   in|   32|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_num_data_valid                 |   in|    2|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_fifo_cap                       |   in|    2|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_empty_n                        |   in|    1|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_read                           |  out|    1|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

