INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.sim/sim_1/synth/func/xsim/main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sim_1/imports/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
