| 控制信号/指令 | R    | addu | subu | ori  | lw   | sw   | beq  | lui  |
| ------------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| Branch        | 0    |      |      | 0    | 0    | 0    | 1    | 0    |
| MemtoReg[1]   | 0    |      |      | 0    | 0    | 0    | 0    | 1    |
| MemtoReg[0]   | 0    |      |      | 0    | 1    | 0    | 0    | 0    |
| MemWrite      | 0    |      |      | 0    | 0    | 1    | 0    | 0    |
| MemRead       | 0    |      |      | 0    | 1    | 0    | 0    | 0    |
| ALUOp[3]      |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| ALUOp[2]      |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| ALUOp[1]      |      | 1    | 1    | 0    | 1    | 1    | 0    | 0    |
| ALUOp[0]      |      | 0    | 1    | 1    | 0    | 0    | 0    | 0    |
| ALUSrc[1]     | 0    |      |      | 0    | 1    | 1    | 0    | 0    |
| ALUSrc[0]     | 0    |      |      | 1    | 0    | 0    | 0    | 1    |
| RegWrite      | 1    |      |      | 1    | 1    | 0    | 0    | 1    |
| RegDst        | 1    |      |      | 0    | 0    | 0    | 0    | 0    |

