
add wave  \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_clk \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_csn0 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_csn1 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_csn2 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_csn3 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_mode \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdo0 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdo1 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdo2 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdo3 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdi0 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdi1 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdi2 \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_sdi3
add wave  \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_rd \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_wr
add wave  \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_data_tx \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_data_tx_valid \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_data_rx \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_data_rx_valid
add wave  \
sim:/tb/top_i/peripherals_i/apb_spi_master_i/spi_status
