Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 13 00:07:03 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MINI_ALU_timing_summary_routed.rpt -pb MINI_ALU_timing_summary_routed.pb -rpx MINI_ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : MINI_ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 5.769ns (41.436%)  route 8.154ns (58.564%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[1]_inst/O
                         net (fo=11, routed)          4.093     5.557    B_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.681 r  X_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.969     6.650    AaddB/c3
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.774 r  X_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.791     7.565    X_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  X_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.689    X_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.245     7.934 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.301    10.235    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.688    13.924 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.924    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.679ns  (logic 5.724ns (41.845%)  route 7.955ns (58.155%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  B_IBUF[4]_inst/O
                         net (fo=7, routed)           4.333     5.788    B_IBUF[4]
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.912 f  X_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.669     6.581    agteqb/eq2
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124     6.705 f  X_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.825     7.530    X_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.654 r  X_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.654    X_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     7.871 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.999    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    13.679 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.679    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 5.972ns (44.508%)  route 7.446ns (55.492%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  B_IBUF[1]_inst/O
                         net (fo=11, routed)          4.092     5.556    B_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  X_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.842     6.522    AsubB/c3
    SLICE_X1Y21          LUT3 (Prop_lut3_I1_O)        0.152     6.674 r  X_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.652     7.326    AsubB/c4
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.332     7.658 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.658    X_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     7.875 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     9.735    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    13.419 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.419    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.830ns (46.608%)  route 6.678ns (53.392%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  B_IBUF[0]_inst/O
                         net (fo=13, routed)          4.215     5.672    B_IBUF[0]
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.150     5.822 r  X_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.793     6.615    X_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.326     6.941 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.941    X_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     7.153 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.824    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    12.508 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.508    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 5.499ns (44.785%)  route 6.779ns (55.215%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[0]_inst/O
                         net (fo=13, routed)          4.430     5.887    B_IBUF[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.011 r  X_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.011    X_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y20          MUXF7 (Prop_muxf7_I0_O)      0.212     6.223 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.349     8.573    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.278 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.278    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.111ns  (logic 5.858ns (48.367%)  route 6.253ns (51.633%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[1]_inst/O
                         net (fo=11, routed)          3.928     5.391    B_IBUF[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.146     5.537 r  X_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.793     6.330    AaddB/c2
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.328     6.658 r  X_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.658    X_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y20          MUXF7 (Prop_muxf7_I1_O)      0.245     6.903 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.533     8.436    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.675    12.111 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.111    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.616ns (67.001%)  route 0.796ns (32.999%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.510     0.742    A_IBUF[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.787 r  X_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.787    X_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y20          MUXF7 (Prop_muxf7_I1_O)      0.074     0.861 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.286     1.147    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     2.412 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.412    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.607ns (63.694%)  route 0.916ns (36.306%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  fxn_IBUF[0]_inst/O
                         net (fo=12, routed)          0.580     0.807    fxn_IBUF[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.852    X_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.914 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.250    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.523 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.523    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.597ns (60.771%)  route 1.031ns (39.229%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=13, routed)          0.498     0.719    A_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.764 r  X_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.764    X_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.826 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.359    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.269     2.628 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.628    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.602ns (58.223%)  route 1.149ns (41.777%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[4]_inst/O
                         net (fo=7, routed)           0.735     0.954    A_IBUF[4]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.999 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.999    X_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.065     1.064 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.478    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     2.751 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.751    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.633ns (58.258%)  route 1.170ns (41.742%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=11, routed)          0.525     0.754    A_IBUF[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.799 r  X_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.799    X_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y20          MUXF7 (Prop_muxf7_I1_O)      0.065     0.864 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.645     1.509    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     2.803 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.803    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.629ns (57.833%)  route 1.187ns (42.167%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=5, routed)           0.594     0.828    A_IBUF[5]
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.873 r  X_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.873    X_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I0_O)      0.071     0.944 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.593     1.537    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.279     2.816 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.816    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------





