// Seed: 2837685947
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  assign id_3 = id_3;
  assign id_3 = 1;
  id_4(
      id_3
  );
  always id_3 = 1 ^ 1;
  assign id_4 = 1'd0;
  uwire id_5, id_6;
  if ("" == id_0) assign id_3 = id_1;
  else id_7(1, 1 ? ~id_1 : 1'b0, 1, id_5, 1'b0, 1'b0);
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input logic id_6,
    input tri id_7,
    output supply0 id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input wire id_14,
    input tri id_15,
    output wand id_16,
    output wire id_17,
    output wand id_18,
    output logic id_19,
    input logic id_20,
    output supply1 id_21,
    input tri1 id_22
);
  assign id_19 = id_6;
  module_0(
      id_0, id_11
  );
  logic id_24 = id_20;
  final id_24 <= id_6;
endmodule
