{"vcs1":{"timestamp_begin":1679769608.199392479, "rt":0.40, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1679769608.663030183, "rt":0.43, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1679769609.146643804, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679769607.844708431}
{"VCS_COMP_START_TIME": 1679769607.844708431}
{"VCS_COMP_END_TIME": 1679769609.425502899}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339036}}
{"stitch_vcselab": {"peak_mem": 230984}}
