13:39:38
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:04:56 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:04:57 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:04:57 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:04:57 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:04:59 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 15:04:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           3    
freq_div_4s|clk_out_derived_clock           6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 3 sequential elements including config_register_latched_dec_inst.STATCNF_1[2].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:05:00 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 15:05:01 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 305 /       263
   2		0h:00m:00s		    -1.79ns		 305 /       263
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 112 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		 308 /       266
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:00s		    -1.79ns		 310 /       268
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_235.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 268 clock pin(s) of sequential element(s)
0 instances converted, 268 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       265        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                3          config_register_latched_dec_inst.STATSR_es[2]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.69ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.69ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 15:05:05 2025
#


Top view:               top
Requested Frequency:    115.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     115.1 MHz     284.2 MHz     8.690         3.519         5.172       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 115.1 MHz     NA            8.690         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       4.127   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.690       4.075   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       5.172   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       4.075
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       4.075
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required          
Instance                                          Reference                               Type         Pin     Net           Time         Slack
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       s14_c         8.535        4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     8.535        5.172
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     8.535        5.172
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.690
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.535

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.075

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival           
Instance                                          Reference     Type         Pin     Net                            Time        Slack 
                                                  Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]                 System        SB_DFFR      Q       counter_din[1]                 0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]                System        SB_DFFR      Q       counter_idle[1]                0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]                System        SB_DFFER     Q       counter_stat[0]                0.796       -1.293
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.293
FSM_TEST_inst_slow.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.252
FSM_TEST_inst_fast.counter_din[2]                 System        SB_DFFR      Q       counter_din[2]                 0.796       -1.252
FSM_TEST_inst_fast.counter_idle[2]                System        SB_DFFR      Q       counter_idle[2]                0.796       -1.221
FSM_TEST_inst_slow.counter_stat[2]                System        SB_DFFER     Q       counter_stat[2]                0.796       -1.221
FSM_TEST_inst_slow.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.221
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.232        -1.293
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
flag_signal_ret                         System        SB_DFFS     D       sel_output_aux_reti         7.232        -1.190
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_2[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                          Net         -        -       1.599     -           118       
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_fast_fast_RNIP2PM[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                      Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                             Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        122 uses
SB_DFFES        100 uses
SB_DFFR         44 uses
SB_DFFS         2 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         291 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   268 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 291 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 291 = 291 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:05:05 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	291
    Number of DFFs      	:	268
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	317
    Number of DFFs      	:	268
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	262
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	319/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 46.8 (sec)

Final Design Statistics
    Number of LUTs      	:	317
    Number of DFFs      	:	268
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	319/7680
    PLBs                        :	75/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 142.12 MHz | Target: 690.45 MHz
Clock: top|CLK | Frequency: N/A | Target: 115.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 800
used logic cells: 319
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 800
used logic cells: 319
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 346 
I1212: Iteration  1 :    38 unrouted : 4 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:10:10 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:10:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:10:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:10:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:10:12 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 15:10:12 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           3    
freq_div_4s|clk_out_derived_clock           6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 3 sequential elements including config_register_latched_dec_inst.STATCNF_1[2].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:10:14 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 15:10:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.79ns		 305 /       264
   2		0h:00m:01s		    -1.79ns		 305 /       264
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 112 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.79ns		 308 /       267
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:01s		    -1.79ns		 310 /       269
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_235.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 269 clock pin(s) of sequential element(s)
0 instances converted, 269 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       266        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                3          config_register_latched_dec_inst.STATSR_es[2]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.69ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.69ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 15:10:18 2025
#


Top view:               top
Requested Frequency:    115.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     115.1 MHz     284.2 MHz     8.690         3.519         5.172       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 115.1 MHz     NA            8.690         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       4.127   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.690       4.075   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       5.172   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       4.075
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       4.075
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required          
Instance                                          Reference                               Type         Pin     Net           Time         Slack
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       s14_c         8.535        4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     8.535        5.172
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     8.535        5.172
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.690
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.535

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.075

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival           
Instance                                          Reference     Type         Pin     Net                            Time        Slack 
                                                  Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]                 System        SB_DFFR      Q       counter_din[1]                 0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]                System        SB_DFFR      Q       counter_idle[1]                0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]                System        SB_DFFER     Q       counter_stat[0]                0.796       -1.293
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.293
FSM_TEST_inst_slow.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.252
FSM_TEST_inst_fast.counter_din[2]                 System        SB_DFFR      Q       counter_din[2]                 0.796       -1.252
FSM_TEST_inst_fast.counter_idle[2]                System        SB_DFFR      Q       counter_idle[2]                0.796       -1.221
FSM_TEST_inst_slow.counter_stat[2]                System        SB_DFFER     Q       counter_stat[2]                0.796       -1.221
FSM_TEST_inst_slow.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.221
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.232        -1.293
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
flag_signal_ret                         System        SB_DFFS     D       sel_output_aux_reti         7.232        -1.190
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_2[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                          Net         -        -       1.599     -           118       
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_fast_fast_RNIP2PM[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                      Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                             Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        122 uses
SB_DFFES        100 uses
SB_DFFR         44 uses
SB_DFFS         3 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         291 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   269 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 291 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 291 = 291 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu Apr 03 15:10:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	291
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	318
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	263
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	320/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.2 (sec)

Final Design Statistics
    Number of LUTs      	:	318
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	320/7680
    PLBs                        :	83/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 162.46 MHz | Target: 690.45 MHz
Clock: top|CLK | Frequency: N/A | Target: 115.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 62.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 807
used logic cells: 320
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 807
used logic cells: 320
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 350 
I1212: Iteration  1 :    32 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:16:10 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:16:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:16:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:16:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:16:12 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 15:16:12 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           3    
freq_div_4s|clk_out_derived_clock           6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 3 sequential elements including config_register_latched_dec_inst.STATCNF_1[2].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:16:13 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 15:16:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 305 /       264
   2		0h:00m:00s		    -1.79ns		 305 /       264
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 112 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.79ns		 308 /       267
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:01s		    -1.79ns		 310 /       269
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_235.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 269 clock pin(s) of sequential element(s)
0 instances converted, 269 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       266        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                3          config_register_latched_dec_inst.STATSR_es[2]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.69ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.69ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 15:16:17 2025
#


Top view:               top
Requested Frequency:    115.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     115.1 MHz     284.2 MHz     8.690         3.519         5.172       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 115.1 MHz     NA            8.690         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       4.127   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.690       4.075   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       5.172   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       4.075
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       4.075
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required          
Instance                                          Reference                               Type         Pin     Net           Time         Slack
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c         8.535        4.075
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       s14_c         8.535        4.075
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     8.535        5.172
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     8.535        5.172
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.690
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.535

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.075

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival           
Instance                                          Reference     Type         Pin     Net                            Time        Slack 
                                                  Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]                 System        SB_DFFR      Q       counter_din[1]                 0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]                System        SB_DFFR      Q       counter_idle[1]                0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]                System        SB_DFFER     Q       counter_stat[0]                0.796       -1.293
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.293
FSM_TEST_inst_slow.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.252
FSM_TEST_inst_fast.counter_din[2]                 System        SB_DFFR      Q       counter_din[2]                 0.796       -1.252
FSM_TEST_inst_fast.counter_idle[2]                System        SB_DFFR      Q       counter_idle[2]                0.796       -1.221
FSM_TEST_inst_slow.counter_stat[2]                System        SB_DFFER     Q       counter_stat[2]                0.796       -1.221
FSM_TEST_inst_slow.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.221
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.232        -1.293
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
flag_signal_ret                         System        SB_DFFS     D       sel_output_aux_reti         7.232        -1.190
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_2[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                          Net         -        -       1.599     -           118       
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_fast_fast_RNIP2PM[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                      Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                             Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        122 uses
SB_DFFES        100 uses
SB_DFFR         44 uses
SB_DFFS         3 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         291 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   269 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 291 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 291 = 291 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu Apr 03 15:16:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	291
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	318
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	263
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	320/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 44.7 (sec)

Final Design Statistics
    Number of LUTs      	:	318
    Number of DFFs      	:	269
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	320/7680
    PLBs                        :	83/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 690.45 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 162.46 MHz | Target: 690.45 MHz
Clock: top|CLK | Frequency: N/A | Target: 115.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 807
used logic cells: 320
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 807
used logic cells: 320
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 13
I1209: Started routing
I1223: Total Nets : 350 
I1212: Iteration  1 :    32 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:40:56 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@E: CG906 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":110:58:110:65|Reference to unknown variable variable.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:40:57 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:40:57 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:42:45 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:42:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:42:46 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:42:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:42:47 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 15:42:50 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           2    
freq_div_4s|clk_out_derived_clock           6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 2 sequential elements including config_register_latched_dec_inst.STATCNF_1[1:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:42:51 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 15:42:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 301 /       260
   2		0h:00m:00s		    -1.79ns		 301 /       260
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 112 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.79ns		 304 /       263
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:01s		    -1.79ns		 306 /       265
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_236.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 265 clock pin(s) of sequential element(s)
0 instances converted, 265 sequential instances remain driven by gated/generated clocks

================================================================================================================================= Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                       Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst                             SB_PLL40_2F_CORE       264        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       config_register_latched_dec_inst.STATSR_er_RNO[0]     SB_LUT4                1          config_register_latched_dec_inst.STATSR_er[0]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 166.60ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 15:42:54 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       216.7 MHz     166.600       4.615         161.985     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       NA            1000.000      NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304   |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  166.600     162.037  |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  166.600     161.985  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       161.985
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                               Required            
Instance                                          Reference                               Type         Pin     Net       Time         Slack  
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c     166.445      161.985
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.600
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         166.445

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 161.985

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           1         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival           
Instance                                          Reference     Type         Pin     Net                            Time        Slack 
                                                  Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]                 System        SB_DFFR      Q       counter_din[1]                 0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]                System        SB_DFFR      Q       counter_idle[1]                0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]                System        SB_DFFER     Q       counter_stat[0]                0.796       -1.293
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.293
FSM_TEST_inst_slow.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.252
FSM_TEST_inst_fast.counter_din[2]                 System        SB_DFFR      Q       counter_din[2]                 0.796       -1.252
FSM_TEST_inst_fast.counter_idle[2]                System        SB_DFFR      Q       counter_idle[2]                0.796       -1.221
FSM_TEST_inst_slow.counter_stat[2]                System        SB_DFFER     Q       counter_stat[2]                0.796       -1.221
FSM_TEST_inst_slow.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.221
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.232        -1.293
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
flag_signal_ret                         System        SB_DFFS     D       sel_output_reti             7.232        -1.190
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_2[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                          Net         -        -       1.599     -           118       
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_fast_fast_RNIP2PM[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                      Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                             Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        120 uses
SB_DFFES        98 uses
SB_DFFR         44 uses
SB_DFFS         3 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         289 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   265 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 289 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 289 = 289 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Apr 03 15:42:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	289
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	312
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	259
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	314/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 53.7 (sec)

Final Design Statistics
    Number of LUTs      	:	312
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	314/7680
    PLBs                        :	68/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 151.96 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 55.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 746
used logic cells: 314
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 746
used logic cells: 314
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 345 
I1212: Iteration  1 :    26 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 15:49:59 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:50:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:50:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:50:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 15:50:01 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 15:50:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           2    
freq_div_4s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 2 sequential elements including config_register_latched_dec_inst.STATCNF_1[1:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 15:50:02 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 15:50:03 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 301 /       260
   2		0h:00m:00s		    -1.79ns		 301 /       260
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 112 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		 304 /       263
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|Replicating instance FSM_TEST_inst_slow.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:01s		    -1.79ns		 306 /       265
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_236.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 265 clock pin(s) of sequential element(s)
0 instances converted, 265 sequential instances remain driven by gated/generated clocks

================================================================================================================================= Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                       Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst                             SB_PLL40_2F_CORE       264        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       config_register_latched_dec_inst.STATSR_er_RNO[0]     SB_LUT4                1          config_register_latched_dec_inst.STATSR_er[0]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 500.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 15:50:06 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     2.0 MHz       216.7 MHz     500.000       4.615         495.385     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       NA            1000.000      NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304   |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  500.000     495.437  |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  500.000     495.385  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       495.385
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                               Required            
Instance                                          Reference                               Type         Pin     Net       Time         Slack  
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c     499.845      495.385
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         499.845

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 495.385

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           1         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                          Arrival           
Instance                                          Reference     Type         Pin     Net                            Time        Slack 
                                                  Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]                 System        SB_DFFR      Q       counter_din[1]                 0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]                System        SB_DFFR      Q       counter_idle[1]                0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]                System        SB_DFFER     Q       counter_stat[0]                0.796       -1.293
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.293
FSM_TEST_inst_slow.counter_din[0]                 System        SB_DFFR      Q       counter_din[0]                 0.796       -1.252
FSM_TEST_inst_fast.counter_din[2]                 System        SB_DFFR      Q       counter_din[2]                 0.796       -1.252
FSM_TEST_inst_fast.counter_idle[2]                System        SB_DFFR      Q       counter_idle[2]                0.796       -1.221
FSM_TEST_inst_slow.counter_stat[2]                System        SB_DFFER     Q       counter_stat[2]                0.796       -1.221
FSM_TEST_inst_slow.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.221
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.232        -1.293
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
flag_signal_ret                         System        SB_DFFS     D       sel_output_reti             7.232        -1.190
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_2[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                          Net         -        -       1.599     -           118       
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_fast_fast_RNIP2PM[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_fast_fast_RNIP2PM[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                      Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                             Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        120 uses
SB_DFFES        98 uses
SB_DFFR         44 uses
SB_DFFS         3 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         289 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   265 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 289 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 289 = 289 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu Apr 03 15:50:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	289
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	312
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	259
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	314/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 72.0 (sec)

Final Design Statistics
    Number of LUTs      	:	312
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	314/7680
    PLBs                        :	68/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 2.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 151.96 MHz | Target: 1.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 76.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 746
used logic cells: 314
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 746
used logic cells: 314
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 345 
I1212: Iteration  1 :    19 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 15 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 16:57:11 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 16:57:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 16:57:12 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 16:57:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 16:57:13 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 16:57:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           2    
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 2 sequential elements including config_register_latched_dec_inst.STATCNF_1[1:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 16:57:14 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 16:57:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell53(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.79ns		 301 /       258
   2		0h:00m:01s		    -1.79ns		 301 /       258

   3		0h:00m:01s		    -1.79ns		 301 /       258


   4		0h:00m:01s		    -1.14ns		 305 /       258
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_236.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 instances converted, 258 sequential instances remain driven by gated/generated clocks

================================================================================================================================= Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                       Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst                             SB_PLL40_2F_CORE       257        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       config_register_latched_dec_inst.STATSR_er_RNO[0]     SB_LUT4                1          config_register_latched_dec_inst.STATSR_er[0]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 500.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 16:57:19 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.318

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     2.0 MHz       216.7 MHz     500.000       4.615         495.385     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       NA            1000.000      NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  133.9 MHz     113.9 MHz     7.466         8.783         -1.318      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.466       -1.318   |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  500.000     495.282  |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  500.000     495.385  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       495.385
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                               Required            
Instance                                          Reference                               Type         Pin     Net       Time         Slack  
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c     499.845      495.385
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         499.845

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 495.385

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           1         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATSR_er_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                               Arrival           
Instance                               Reference     Type         Pin     Net                 Time        Slack 
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]     0.796       -1.318
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]     0.796       -1.245
FSM_TEST_inst_slow.counter_stat[1]     System        SB_DFFER     Q       counter_stat[1]     0.796       -1.214
FSM_TEST_inst_slow.counter_stat[3]     System        SB_DFFER     Q       counter_stat[3]     0.796       -1.214
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]      0.796       -1.173
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[4]     System        SB_DFFER     Q       counter_stat[4]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[6]     System        SB_DFFER     Q       counter_stat[6]     0.796       -1.121
FSM_TEST_inst_slow.counter_stat[5]     System        SB_DFFER     Q       counter_stat[5]     0.796       -1.111
FSM_TEST_inst_slow.counter_din[1]      System        SB_DFFR      Q       counter_din[1]      0.796       -1.101
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.311        -1.318
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.311        -1.142
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.311        -1.111
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.311        -1.049
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.311        -0.977
FSM_TEST_inst_fast.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              7.311        -0.977
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.318

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[2]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[2]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.017       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.049       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.556       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_3[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                               Net          -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     4.986       -         
N_116                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_112_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_ns_0_0[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.517     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        120 uses
SB_DFFES        99 uses
SB_DFFR         37 uses
SB_DFFS         2 uses
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         289 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 289 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 289 = 289 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Thu Apr 03 16:57:19 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	289
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	310
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	252
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	312/7680
    PLBs                        :	44/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.8 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 73.2 (sec)

Final Design Statistics
    Number of LUTs      	:	310
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	312/7680
    PLBs                        :	72/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 2.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 165.58 MHz | Target: 2.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 77.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 723
used logic cells: 312
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 723
used logic cells: 312
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 338 
I1212: Iteration  1 :    30 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 15 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:miso_input, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:05:49 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:05:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:05:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:05:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:05:51 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:05:51 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           4    
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:05:52 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:05:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 307 /       263
   2		0h:00m:00s		    -1.79ns		 307 /       263

   3		0h:00m:01s		    -1.79ns		 307 /       263


   4		0h:00m:01s		    -1.14ns		 311 /       263
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_237.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 263 clock pin(s) of sequential element(s)
0 instances converted, 263 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       259        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.78ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.78ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:05:56 2025
#


Top view:               top
Requested Frequency:    113.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     113.9 MHz     284.2 MHz     8.783         3.519         5.265       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 113.9 MHz     NA            8.783         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  133.9 MHz     113.9 MHz     7.466         8.783         -1.317      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       4.065   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.783       4.168   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       5.265   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       4.168
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       4.168
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       4.168
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       4.168
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required          
Instance                                          Reference                               Type         Pin     Net           Time         Slack
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       s14_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c         8.628        4.168
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     8.628        5.265
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     8.628        5.265
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     8.628        5.265
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.783
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.628

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.168

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFR     Q       counter_stat[0]     0.796       -1.317
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFR     Q       counter_stat[2]     0.796       -1.245
FSM_TEST_inst_slow.counter_stat[1]     System        SB_DFFR     Q       counter_stat[1]     0.796       -1.214
FSM_TEST_inst_slow.counter_stat[3]     System        SB_DFFR     Q       counter_stat[3]     0.796       -1.214
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR     Q       counter_din[0]      0.796       -1.173
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR     Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[4]     System        SB_DFFR     Q       counter_stat[4]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[6]     System        SB_DFFR     Q       counter_stat[6]     0.796       -1.121
FSM_TEST_inst_slow.counter_stat[5]     System        SB_DFFR     Q       counter_stat[5]     0.796       -1.111
FSM_TEST_inst_slow.counter_din[1]      System        SB_DFFR     Q       counter_din[1]      0.796       -1.101
===============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.311        -1.317
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.311        -1.142
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.311        -1.111
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.311        -1.049
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.311        -1.028
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              7.311        -1.028
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.121       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.628       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[2]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[2]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[1]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[1]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[3]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[3]                               Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_112_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_ns_0_0[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.517     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        117 uses
SB_DFFES        101 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         292 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   263 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 292 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 292 = 292 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:05:56 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	292
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	9
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	30
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	323
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	263
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	326/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.8 (sec)

Final Design Statistics
    Number of LUTs      	:	323
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	326/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 139.41 MHz | Target: 227.79 MHz
Clock: top|CLK | Frequency: N/A | Target: 113.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 804
used logic cells: 326
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 804
used logic cells: 326
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 350 
I1212: Iteration  1 :    37 unrouted : 7 seconds
I1212: Iteration  2 :     4 unrouted : 2 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 12
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 25 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:10:35 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:10:35 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:10:35 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:10:35 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:10:37 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:10:37 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           4    
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:10:38 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:10:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.79ns		 307 /       263
   2		0h:00m:01s		    -1.79ns		 307 /       263

   3		0h:00m:01s		    -1.79ns		 307 /       263


   4		0h:00m:01s		    -1.14ns		 311 /       263
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_237.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 263 clock pin(s) of sequential element(s)
0 instances converted, 263 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       259        flag_signal_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.78ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.78ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:10:43 2025
#


Top view:               top
Requested Frequency:    113.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     113.9 MHz     284.2 MHz     8.783         3.519         5.265       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 113.9 MHz     NA            8.783         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  133.9 MHz     113.9 MHz     7.466         8.783         -1.317      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       4.220   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.783       4.168   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       5.265   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       4.168
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       4.168
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       4.168
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       4.168
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required          
Instance                                          Reference                               Type         Pin     Net           Time         Slack
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       s14_c         8.628        4.168
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c         8.628        4.168
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     8.628        5.265
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     8.628        5.265
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     8.628        5.265
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.783
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.628

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.168

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]              SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNIU2U91[0]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                      Net          -        -       1.507     -           2         
config_register_latched_dec_inst.STATCNF_1[0]              SB_DFFER     D        In      -         4.460       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFR     Q       counter_stat[0]     0.796       -1.317
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFR     Q       counter_stat[2]     0.796       -1.245
FSM_TEST_inst_slow.counter_stat[1]     System        SB_DFFR     Q       counter_stat[1]     0.796       -1.214
FSM_TEST_inst_slow.counter_stat[3]     System        SB_DFFR     Q       counter_stat[3]     0.796       -1.214
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR     Q       counter_din[0]      0.796       -1.173
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR     Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[4]     System        SB_DFFR     Q       counter_stat[4]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[6]     System        SB_DFFR     Q       counter_stat[6]     0.796       -1.121
FSM_TEST_inst_slow.counter_stat[5]     System        SB_DFFR     Q       counter_stat[5]     0.796       -1.111
FSM_TEST_inst_slow.counter_din[1]      System        SB_DFFR     Q       counter_din[1]      0.796       -1.101
===============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.311        -1.317
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.311        -1.142
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.311        -1.111
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.311        -1.049
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.311        -1.028
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              7.311        -1.028
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.121       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.628       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[2]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[2]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[1]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[1]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[3]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[3]                               Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_112_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_ns_0_0[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.517     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        117 uses
SB_DFFES        101 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         292 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   263 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 292 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 292 = 292 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Thu Apr 03 17:10:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	292
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	30
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	323
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	263
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	326/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.8 (sec)

Final Design Statistics
    Number of LUTs      	:	323
    Number of DFFs      	:	263
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	326/7680
    PLBs                        :	76/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 139.40 MHz | Target: 227.79 MHz
Clock: top|CLK | Frequency: N/A | Target: 113.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 46.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 814
used logic cells: 326
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 814
used logic cells: 326
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 350 
I1212: Iteration  1 :    28 unrouted : 4 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:22:57 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning unused register counter_idle[9:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:22:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:22:58 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:22:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:22:59 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:22:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     122  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:23:00 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:23:00 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 302 /       267
   2		0h:00m:00s		    -1.79ns		 302 /       267

   3		0h:00m:00s		    -1.79ns		 303 /       267


   4		0h:00m:00s		    -1.14ns		 305 /       267
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_247.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 267 clock pin(s) of sequential element(s)
0 instances converted, 267 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       259        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.78ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.78ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:23:06 2025
#


Top view:               top
Requested Frequency:    113.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     113.9 MHz     284.2 MHz     8.783         3.519         5.265       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 113.9 MHz     NA            8.783         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  133.9 MHz     113.9 MHz     7.466         8.783         -1.317      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       5.419   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.783       4.168   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.783       5.265   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.168
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.168
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.168
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       4.168
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.265
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.265
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.265
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.265
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.628        4.168
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.628        4.168
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.628        4.168
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        8.628        4.168
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.628        5.265
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.628        5.265
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.628        5.265
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.628        5.265
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.628        5.265
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.628        5.265
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.783
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.628

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.168

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFR     Q       counter_stat[0]     0.796       -1.317
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFR     Q       counter_stat[2]     0.796       -1.245
FSM_TEST_inst_slow.counter_stat[1]     System        SB_DFFR     Q       counter_stat[1]     0.796       -1.214
FSM_TEST_inst_slow.counter_stat[3]     System        SB_DFFR     Q       counter_stat[3]     0.796       -1.214
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR     Q       counter_din[0]      0.796       -1.173
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR     Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[4]     System        SB_DFFR     Q       counter_stat[4]     0.796       -1.142
FSM_TEST_inst_slow.counter_stat[6]     System        SB_DFFR     Q       counter_stat[6]     0.796       -1.121
FSM_TEST_inst_slow.counter_stat[5]     System        SB_DFFR     Q       counter_stat[5]     0.796       -1.111
FSM_TEST_inst_slow.counter_din[1]      System        SB_DFFR     Q       counter_din[1]      0.796       -1.101
===============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.311        -1.317
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.311        -1.142
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.311        -1.142
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.311        -1.111
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.311        -1.049
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.311        -1.028
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              7.311        -1.028
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.121       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.628       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[2]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[2]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[1]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[1]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[3]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[3]                               Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_ns_0_a3_1_4[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.986       -         
N_116                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_112_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_ns_0_0[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.517     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFFER        123 uses
SB_DFFES        99 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         288 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   267 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 288 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 288 = 288 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Thu Apr 03 17:23:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	288
    Number of DFFs      	:	267
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	324
    Number of DFFs      	:	267
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	267
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	327/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 77.0 (sec)

Final Design Statistics
    Number of LUTs      	:	324
    Number of DFFs      	:	267
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	327/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 227.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 138.49 MHz | Target: 227.79 MHz
Clock: top|CLK | Frequency: N/A | Target: 113.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 81.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 327
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 327
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 16
I1209: Started routing
I1223: Total Nets : 354 
I1212: Iteration  1 :    34 unrouted : 5 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 24 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 20 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:29:35 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:29:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:29:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:29:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:29:38 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:29:38 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     127  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:29:39 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:29:39 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 317 /       272
   2		0h:00m:00s		    -2.05ns		 317 /       272
   3		0h:00m:00s		    -1.30ns		 318 /       272
   4		0h:00m:00s		    -1.30ns		 318 /       272

   5		0h:00m:01s		    -1.30ns		 319 /       272


   6		0h:00m:01s		    -0.65ns		 322 /       272
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_248.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 272 clock pin(s) of sequential element(s)
0 instances converted, 272 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       264        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 10.37ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 10.37ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:29:43 2025
#


Top view:               top
Requested Frequency:    96.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.556

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     96.4 MHz      284.2 MHz     10.371        3.519         6.853       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 96.4 MHz      NA            10.371        NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  113.4 MHz     96.4 MHz      8.816         10.371        -1.556      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  8.816       -1.556  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  10.371      7.007   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  10.371      5.756   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  10.371      6.853   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       5.756
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       5.756
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       5.756
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       5.756
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       6.853
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       6.853
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       6.853
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       6.853
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        10.216       5.756
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        10.216       5.756
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        10.216       5.756
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        10.216       5.756
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     10.216       6.853
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     10.216       6.853
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     10.216       6.853
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     10.216       6.853
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     10.216       6.853
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     10.216       6.853
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.371
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.216

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.756

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                               Arrival           
Instance                                Reference     Type        Pin     Net                  Time        Slack 
                                        Clock                                                                    
-----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFR     Q       counter_idle[2]      0.796       -1.556
FSM_TEST_inst_slow.counter_idle[3]      System        SB_DFFR     Q       counter_idle[3]      0.796       -1.525
FSM_TEST_inst_slow.counter_idle[4]      System        SB_DFFR     Q       counter_idle[4]      0.796       -1.483
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     Q       counter_din[2]       0.796       -1.421
FSM_TEST_inst_slow.counter_din[3]       System        SB_DFFR     Q       counter_din[3]       0.796       -1.401
FSM_TEST_inst_slow.current_state[1]     System        SB_DFFR     Q       current_state[1]     0.796       -1.359
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     Q       counter_idle[0]      0.796       0.032 
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     Q       counter_idle[1]      0.796       0.105 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     Q       counter_idle[2]      0.796       0.208 
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     Q       current_state[0]     0.796       0.208 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                              Required           
Instance                                Reference     Type        Pin     Net                 Time         Slack 
                                        Clock                                                                    
-----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0      8.661        -1.556
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1      8.661        -1.556
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFR     D       counter_idle_2      8.661        -1.556
FSM_TEST_inst_slow.counter_idle[3]      System        SB_DFFR     D       counter_idle_3      8.661        -1.556
FSM_TEST_inst_slow.counter_idle[4]      System        SB_DFFR     D       counter_idle_4      8.661        -1.556
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0     8.661        -1.421
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0      8.661        0.208 
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1      8.661        0.208 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2      8.661        0.208 
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3      8.661        0.208 
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.816
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.661

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.556

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1                               Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     O        Out     0.558     4.986       -         
counter_idle_RNIDGBK1[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     I2       In      -         6.356       -         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     O        Out     0.517     6.873       -         
counter_idle_RNI5T1L2[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[0]          SB_LUT4     I3       In      -         8.244       -         
FSM_TEST_inst_slow.counter_idle_RNO[0]          SB_LUT4     O        Out     0.465     8.709       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[0]              SB_DFFR     D        In      -         10.216      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.816
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.661

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.556

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1                               Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     O        Out     0.558     4.986       -         
counter_idle_RNIDGBK1[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     I2       In      -         6.356       -         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     O        Out     0.517     6.873       -         
counter_idle_RNI5T1L2[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[3]          SB_LUT4     I3       In      -         8.244       -         
FSM_TEST_inst_slow.counter_idle_RNO[3]          SB_LUT4     O        Out     0.465     8.709       -         
counter_idle_3                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[3]              SB_DFFR     D        In      -         10.216      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.816
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.661

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.556

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1                               Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     O        Out     0.558     4.986       -         
counter_idle_RNIDGBK1[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     I2       In      -         6.356       -         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     O        Out     0.517     6.873       -         
counter_idle_RNI5T1L2[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[2]          SB_LUT4     I3       In      -         8.244       -         
FSM_TEST_inst_slow.counter_idle_RNO[2]          SB_LUT4     O        Out     0.465     8.709       -         
counter_idle_2                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     D        In      -         10.216      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.816
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.661

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.556

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1                               Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     O        Out     0.558     4.986       -         
counter_idle_RNIDGBK1[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     I2       In      -         6.356       -         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     O        Out     0.517     6.873       -         
counter_idle_RNI5T1L2[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[1]          SB_LUT4     I3       In      -         8.244       -         
FSM_TEST_inst_slow.counter_idle_RNO[1]          SB_LUT4     O        Out     0.465     8.709       -         
counter_idle_1                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[1]              SB_DFFR     D        In      -         10.216      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.816
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.661

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.556

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[4] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIK82K[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1                               Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_slow.counter_idle_RNIDGBK1[1]     SB_LUT4     O        Out     0.558     4.986       -         
counter_idle_RNIDGBK1[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     I2       In      -         6.356       -         
FSM_TEST_inst_slow.counter_idle_RNI5T1L2[1]     SB_LUT4     O        Out     0.517     6.873       -         
counter_idle_RNI5T1L2[1]                        Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[4]          SB_LUT4     I3       In      -         8.244       -         
FSM_TEST_inst_slow.counter_idle_RNO[4]          SB_LUT4     O        Out     0.465     8.709       -         
counter_idle_4                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[4]              SB_DFFR     D        In      -         10.216      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFFER        123 uses
SB_DFFES        99 uses
SB_DFFR         49 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         301 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   272 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 301 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 301 = 301 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Thu Apr 03 17:29:44 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	301
    Number of DFFs      	:	272
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	38
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	340
    Number of DFFs      	:	272
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	272
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	344/7680
    PLBs                        :	49/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 108.3 (sec)

Final Design Statistics
    Number of LUTs      	:	340
    Number of DFFs      	:	272
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	344/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 192.86 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 192.86 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 192.86 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 149.90 MHz | Target: 192.86 MHz
Clock: top|CLK | Frequency: N/A | Target: 96.43 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 113.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 809
used logic cells: 344
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 809
used logic cells: 344
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 18
I1209: Started routing
I1223: Total Nets : 375 
I1212: Iteration  1 :    50 unrouted : 8 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 10
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 29 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 20 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:37:49 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000001111101000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:37:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:37:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:37:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:37:51 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:37:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     132  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:37:53 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:37:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[9:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 327 /       277
   2		0h:00m:01s		    -2.54ns		 327 /       277
   3		0h:00m:01s		    -0.39ns		 327 /       277
   4		0h:00m:01s		    -0.39ns		 327 /       277

   5		0h:00m:01s		    -0.39ns		 328 /       277

   6		0h:00m:01s		     0.26ns		 328 /       277
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_278.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 277 clock pin(s) of sequential element(s)
0 instances converted, 277 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       269        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.69ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.69ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:37:57 2025
#


Top view:               top
Requested Frequency:    115.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     115.1 MHz     284.2 MHz     8.690         3.519         5.172       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 115.1 MHz     NA            8.690         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.4 MHz     115.1 MHz     7.387         8.690         -1.304      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       5.326   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.690       4.075   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.690       5.172   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.075
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.075
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.075
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       4.075
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.172
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.172
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.172
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.172
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.535        4.075
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.535        4.075
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.535        4.075
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        8.535        4.075
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.535        5.172
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.535        5.172
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.535        5.172
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.535        5.172
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.535        5.172
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.535        5.172
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.690
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.535

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.075

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                               Arrival           
Instance                               Reference     Type         Pin     Net                 Time        Slack 
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]      System        SB_DFFR      Q       counter_din[0]      0.796       -1.304
FSM_TEST_inst_fast.counter_din[1]      System        SB_DFFR      Q       counter_din[1]      0.796       -1.293
FSM_TEST_inst_fast.counter_idle[1]     System        SB_DFFR      Q       counter_idle[1]     0.796       -1.293
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]     0.796       -1.293
FSM_TEST_inst_fast.counter_din[2]      System        SB_DFFR      Q       counter_din[2]      0.796       -1.252
FSM_TEST_inst_slow.counter_stat[3]     System        SB_DFFER     Q       counter_stat[3]     0.796       -1.252
FSM_TEST_inst_slow.counter_idle[2]     System        SB_DFFER     Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_slow.counter_stat[1]     System        SB_DFFER     Q       counter_stat[1]     0.796       -1.221
FSM_TEST_inst_slow.counter_idle[0]     System        SB_DFFER     Q       counter_idle[0]     0.796       -1.190
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               7.232        -1.293
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[2]      System        SB_DFFR     D       counter_stat_2              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                 Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_122_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.986       -         
N_124                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_0_a3_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
current_state_e_1[0]                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNII2RJ1[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNI38CB2[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[3]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_fast.counter_idle_RNO[3]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_3                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[3]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        25 uses
SB_DFFER        139 uses
SB_DFFES        99 uses
SB_DFFR         38 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         303 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   277 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 303 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 303 = 303 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu Apr 03 17:37:57 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	303
    Number of DFFs      	:	277
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	9
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	31
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	335
    Number of DFFs      	:	277
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	262
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	337/7680
    PLBs                        :	48/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 52.5 (sec)

Final Design Statistics
    Number of LUTs      	:	335
    Number of DFFs      	:	277
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	337/7680
    PLBs                        :	82/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 230.15 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 230.15 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 402.08 MHz | Target: 230.15 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 142.09 MHz | Target: 230.15 MHz
Clock: top|CLK | Frequency: N/A | Target: 115.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 56.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 799
used logic cells: 337
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 799
used logic cells: 337
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 15
I1209: Started routing
I1223: Total Nets : 377 
I1212: Iteration  1 :    42 unrouted : 5 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 18 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Apr 03 17:46:03 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000001111101000000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bit 13 of counter_idle[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:46:04 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:46:04 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:46:04 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 03 17:46:05 2025

###########################################################]
Pre-mapping Report

# Thu Apr 03 17:46:05 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           2.0 MHz       500.000       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     135  
top_pll|PLLOUTGLOBALA_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         2.0 MHz       500.000       derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:46:06 2025

###########################################################]
Map & Optimize Report

# Thu Apr 03 17:46:06 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[12:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 337 /       280
   2		0h:00m:00s		    -2.05ns		 337 /       280

   3		0h:00m:01s		    -2.05ns		 337 /       280
   4		0h:00m:01s		    -1.30ns		 338 /       280


   5		0h:00m:01s		    -0.65ns		 340 /       280
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_260.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 instances converted, 280 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       272        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 10.24ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 10.24ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 03 17:46:10 2025
#


Top view:               top
Requested Frequency:    97.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.536

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     97.7 MHz      284.2 MHz     10.237        3.519         6.718       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 97.7 MHz      NA            10.237        NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  114.9 MHz     97.7 MHz      8.701         10.237        -1.536      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  8.702       -1.536  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.873   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  10.237      5.622   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.718   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       5.622
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       5.622
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       5.622
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       5.622
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       6.718
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       6.718
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       6.718
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       6.718
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        10.082       5.622
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     10.082       6.718
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     10.082       6.718
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     10.082       6.718
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     10.082       6.718
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     10.082       6.718
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     10.082       6.718
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.082

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.622

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                Arrival           
Instance                                Reference     Type         Pin     Net                  Time        Slack 
                                        Clock                                                                     
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR      Q       counter_din[2]       0.796       -1.536
FSM_TEST_inst_slow.counter_din[3]       System        SB_DFFR      Q       counter_din[3]       0.796       -1.515
FSM_TEST_inst_slow.current_state[1]     System        SB_DFFR      Q       current_state[1]     0.796       -1.474
FSM_TEST_inst_slow.counter_idle[6]      System        SB_DFFER     Q       counter_idle[6]      0.796       -0.082
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFER     Q       counter_idle[0]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[7]      System        SB_DFFER     Q       counter_idle[7]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFER     Q       counter_idle[1]      0.796       0.021 
FSM_TEST_inst_slow.counter_idle[10]     System        SB_DFFER     Q       counter_idle[10]     0.796       0.021 
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFER     Q       counter_idle[2]      0.796       0.063 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR      Q       counter_idle[2]      0.796       0.094 
==================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               8.547        -1.536
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              8.547        0.094 
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     8.547        0.187 
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[2]      System        SB_DFFR     D       counter_stat_2              8.547        0.207 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.536

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.424     4.851       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.222       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.517     6.739       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.110       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.575       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.061
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.515

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.789       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.160       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.718       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.089       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.554       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.061      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.216 is 2.997(29.3%) logic and 7.219(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.473

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]            SB_DFFR     Q        Out     0.796     0.796       -         
current_state[1]                               Net         -        -       1.599     -           115       
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.517     2.912       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.283       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.748       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.119       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.677       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.048       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.513       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.020      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.175 is 2.956(29.1%) logic and 7.219(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.082

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[6] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[6]                               Net          -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_8                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.010

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_9                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.589     5.017       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.049       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.556       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        28 uses
SB_DFFER        136 uses
SB_DFFES        99 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         311 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 311 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 311 = 311 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Apr 03 17:46:10 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	311
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	268
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	54
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	350/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 67.6 (sec)

Final Design Statistics
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	350/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 195.31 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 195.31 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 195.31 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 133.51 MHz | Target: 195.31 MHz
Clock: top|CLK | Frequency: N/A | Target: 97.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 888
used logic cells: 350
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 888
used logic cells: 350
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 13
I1209: Started routing
I1223: Total Nets : 388 
I1212: Iteration  1 :    51 unrouted : 4 seconds
I1212: Iteration  2 :     5 unrouted : 2 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 19 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 08:23:44 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":35:29:35:35|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000001111101000000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bit 13 of counter_idle[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:23:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:23:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:23:48 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:23:50 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 08:23:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     135  
top_pll|PLLOUTGLOBALA_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 08:23:53 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 08:23:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[12:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 337 /       280
   2		0h:00m:01s		    -2.05ns		 337 /       280

   3		0h:00m:01s		    -2.05ns		 337 /       280
   4		0h:00m:01s		    -1.30ns		 338 /       280


   5		0h:00m:01s		    -0.65ns		 340 /       280
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_260.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 instances converted, 280 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       272        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 10.24ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 10.24ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 08:24:08 2025
#


Top view:               top
Requested Frequency:    97.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.536

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     97.7 MHz      284.2 MHz     10.237        3.519         6.718       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 97.7 MHz      NA            10.237        NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  114.9 MHz     97.7 MHz      8.701         10.237        -1.536      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  8.702       -1.536  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.873   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  10.237      5.622   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.718   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       5.622
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       5.622
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       5.622
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       5.622
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       6.718
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       6.718
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       6.718
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       6.718
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        10.082       5.622
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     10.082       6.718
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     10.082       6.718
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     10.082       6.718
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     10.082       6.718
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     10.082       6.718
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     10.082       6.718
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.082

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.622

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                Arrival           
Instance                                Reference     Type         Pin     Net                  Time        Slack 
                                        Clock                                                                     
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR      Q       counter_din[2]       0.796       -1.536
FSM_TEST_inst_slow.counter_din[3]       System        SB_DFFR      Q       counter_din[3]       0.796       -1.515
FSM_TEST_inst_slow.current_state[1]     System        SB_DFFR      Q       current_state[1]     0.796       -1.474
FSM_TEST_inst_slow.counter_idle[6]      System        SB_DFFER     Q       counter_idle[6]      0.796       -0.082
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFER     Q       counter_idle[0]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[7]      System        SB_DFFER     Q       counter_idle[7]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFER     Q       counter_idle[1]      0.796       0.021 
FSM_TEST_inst_slow.counter_idle[10]     System        SB_DFFER     Q       counter_idle[10]     0.796       0.021 
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFER     Q       counter_idle[2]      0.796       0.063 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR      Q       counter_idle[2]      0.796       0.094 
==================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               8.547        -1.536
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              8.547        0.094 
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     8.547        0.187 
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[2]      System        SB_DFFR     D       counter_stat_2              8.547        0.207 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.536

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.424     4.851       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.222       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.517     6.739       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.110       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.575       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.061
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.515

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.789       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.160       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.718       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.089       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.554       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.061      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.216 is 2.997(29.3%) logic and 7.219(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.473

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]            SB_DFFR     Q        Out     0.796     0.796       -         
current_state[1]                               Net         -        -       1.599     -           115       
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.517     2.912       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.283       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.748       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.119       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.677       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.048       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.513       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.020      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.175 is 2.956(29.1%) logic and 7.219(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.082

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[6] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[6]                               Net          -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_8                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.010

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_9                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.589     5.017       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.049       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.556       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        28 uses
SB_DFFER        136 uses
SB_DFFES        99 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         311 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 311 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 311 = 311 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:14s realtime, 0h:00m:03s cputime
# Mon Apr 07 08:24:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 28 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin flag_signal_out doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	311
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	268
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	54
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	350/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 108.9 (sec)

Final Design Statistics
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	350/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 133.51 MHz | Target: 3125.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 97.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 116.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 888
used logic cells: 350
Design Rule Checking Succeeded

DRC Checker run-time: 3 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 888
used logic cells: 350
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 21
I1209: Started routing
I1223: Total Nets : 388 
I1212: Iteration  1 :    51 unrouted : 7 seconds
I1212: Iteration  2 :     5 unrouted : 2 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 35 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 12 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 34 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 08:40:44 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":35:29:35:35|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000001111101000000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bit 13 of counter_idle[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:40:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:40:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:40:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:40:46 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 08:40:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     135  
top_pll|PLLOUTGLOBALA_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 08:40:47 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 08:40:48 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[12:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 337 /       280
   2		0h:00m:01s		    -2.05ns		 337 /       280

   3		0h:00m:01s		    -2.05ns		 337 /       280
   4		0h:00m:01s		    -1.30ns		 338 /       280


   5		0h:00m:01s		    -0.65ns		 340 /       280
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_260.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 instances converted, 280 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       272        flag_signal_ret                               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                8          config_register_latched_dec_inst.DYNSR[7]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 10.24ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 10.24ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 08:40:53 2025
#


Top view:               top
Requested Frequency:    97.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.536

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     97.7 MHz      284.2 MHz     10.237        3.519         6.718       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 97.7 MHz      NA            10.237        NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  114.9 MHz     97.7 MHz      8.701         10.237        -1.536      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  8.702       -1.536  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.873   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  10.237      5.622   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.718   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       5.622
config_register_latched_dec_inst.DYNSR[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       5.622
config_register_latched_dec_inst.DYNSR[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       5.622
config_register_latched_dec_inst.DYNSR[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[7]     0.796       5.622
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       6.718
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       6.718
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       6.718
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       6.718
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[7]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s15_c        10.082       5.622
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     10.082       6.718
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     10.082       6.718
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     10.082       6.718
config_register_latched_dec_inst.DYNSR[4]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     10.082       6.718
config_register_latched_dec_inst.DYNSR[5]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     10.082       6.718
config_register_latched_dec_inst.DYNSR[6]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     10.082       6.718
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.082

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.622

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[4]                 SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNIE1H31[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                Arrival           
Instance                                Reference     Type         Pin     Net                  Time        Slack 
                                        Clock                                                                     
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR      Q       counter_din[2]       0.796       -1.536
FSM_TEST_inst_slow.counter_din[3]       System        SB_DFFR      Q       counter_din[3]       0.796       -1.515
FSM_TEST_inst_slow.current_state[1]     System        SB_DFFR      Q       current_state[1]     0.796       -1.474
FSM_TEST_inst_slow.counter_idle[6]      System        SB_DFFER     Q       counter_idle[6]      0.796       -0.082
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFER     Q       counter_idle[0]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[7]      System        SB_DFFER     Q       counter_idle[7]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFER     Q       counter_idle[1]      0.796       0.021 
FSM_TEST_inst_slow.counter_idle[10]     System        SB_DFFER     Q       counter_idle[10]     0.796       0.021 
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFER     Q       counter_idle[2]      0.796       0.063 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR      Q       counter_idle[2]      0.796       0.094 
==================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               8.547        -1.536
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              8.547        0.094 
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     8.547        0.187 
FSM_TEST_inst_slow.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              8.547        0.207 
FSM_TEST_inst_slow.counter_stat[2]      System        SB_DFFR     D       counter_stat_2              8.547        0.207 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.536

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.424     4.851       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.222       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.517     6.739       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.110       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.575       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.061
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.515

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.789       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.160       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.718       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.089       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.554       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.061      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.216 is 2.997(29.3%) logic and 7.219(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.473

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]            SB_DFFR     Q        Out     0.796     0.796       -         
current_state[1]                               Net         -        -       1.599     -           115       
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.517     2.912       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.283       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.748       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.119       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.677       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.048       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.513       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.020      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.175 is 2.956(29.1%) logic and 7.219(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.082

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[6] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[6]                               Net          -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_8                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.010

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_9                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.589     5.017       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.049       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.556       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        28 uses
SB_DFFER        136 uses
SB_DFFES        99 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         311 uses

I/O ports: 11
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 311 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 311 = 311 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Mon Apr 07 08:40:53 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	311
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	268
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	54
        CARRY Only       	:	3
        LUT with CARRY   	:	13
    LogicCells                  :	350/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
Design pin: s15 illegally placed at package pin: C2
Possibly two IO placed in one location
I2088: Phase 4, elapsed time : 0.3 (sec)

W2724: IO constraint specified on pin 'C2' is infeasible. Ignoring the constraint
Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.9 (sec)

Final Design Statistics
    Number of LUTs      	:	347
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	350/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 134.63 MHz | Target: 3125.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 97.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 50.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 892
used logic cells: 350
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 892
used logic cells: 350
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 390 
I1212: Iteration  1 :    42 unrouted : 4 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 15 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 08:43:42 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":35:29:35:35|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000001111101000000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bit 13 of counter_idle[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:43:42 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:43:42 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:43:42 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 08:43:43 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 08:43:44 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           32.1 MHz      31.200        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     135  
top_pll|PLLOUTGLOBALA_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         32.1 MHz      31.200        derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 08:43:44 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 08:43:45 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[12:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 343 /       278
   2		0h:00m:00s		    -2.05ns		 343 /       278

   3		0h:00m:01s		    -2.05ns		 343 /       278
   4		0h:00m:01s		    -1.30ns		 344 /       278


   5		0h:00m:01s		    -0.65ns		 346 /       278
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_261.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 278 clock pin(s) of sequential element(s)
0 instances converted, 278 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       271        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 10.24ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 10.24ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 08:43:48 2025
#


Top view:               top
Requested Frequency:    97.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.536

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     97.7 MHz      284.2 MHz     10.237        3.519         6.718       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 97.7 MHz      NA            10.237        NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  114.9 MHz     97.7 MHz      8.701         10.237        -1.536      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  8.702       -1.536  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.873   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  10.237      5.622   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  10.237      6.718   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       5.622
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       5.622
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       5.622
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       6.718
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       6.718
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       6.718
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       6.718
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        10.082       5.622
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        10.082       5.622
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     10.082       6.718
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     10.082       6.718
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     10.082       6.718
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     10.082       6.718
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     10.082       6.718
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     10.082       6.718
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.082

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.622

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                Arrival           
Instance                                Reference     Type         Pin     Net                  Time        Slack 
                                        Clock                                                                     
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR      Q       counter_din[2]       0.796       -1.536
FSM_TEST_inst_slow.counter_din[3]       System        SB_DFFR      Q       counter_din[3]       0.796       -1.515
FSM_TEST_inst_slow.current_state[1]     System        SB_DFFR      Q       current_state[1]     0.796       -1.474
FSM_TEST_inst_slow.counter_idle[6]      System        SB_DFFER     Q       counter_idle[6]      0.796       -0.082
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFER     Q       counter_idle[0]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[7]      System        SB_DFFER     Q       counter_idle[7]      0.796       -0.010
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFER     Q       counter_idle[1]      0.796       0.021 
FSM_TEST_inst_slow.counter_idle[10]     System        SB_DFFER     Q       counter_idle[10]     0.796       0.021 
FSM_TEST_inst_slow.counter_idle[2]      System        SB_DFFER     Q       counter_idle[2]      0.796       0.063 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR      Q       counter_idle[2]      0.796       0.094 
==================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state               8.547        -1.536
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              8.547        0.094 
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              8.547        0.094 
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     8.547        0.187 
FSM_TEST_inst_fast.counter_stat[0]      System        SB_DFFR     D       counter_stat_0              8.547        0.259 
FSM_TEST_inst_fast.counter_stat[1]      System        SB_DFFR     D       counter_stat_1              8.547        0.259 
FSM_TEST_inst_fast.counter_stat[2]      System        SB_DFFR     D       counter_stat_2              8.547        0.259 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.536

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.424     4.851       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.222       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.517     6.739       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.110       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.575       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.061
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.515

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.789       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.160       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.718       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.089       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.554       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.061      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.216 is 2.997(29.3%) logic and 7.219(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      10.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.473

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_slow.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]            SB_DFFR     Q        Out     0.796     0.796       -         
current_state[1]                               Net         -        -       1.599     -           115       
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_10[0]     SB_LUT4     O        Out     0.517     2.912       -         
current_state_RNO_10[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     I3       In      -         4.283       -         
FSM_TEST_inst_slow.current_state_RNO_9[0]      SB_LUT4     O        Out     0.465     4.748       -         
current_state_RNO_9[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     I2       In      -         6.119       -         
FSM_TEST_inst_slow.current_state_RNO_2[0]      SB_LUT4     O        Out     0.558     6.677       -         
current_state_RNO_2[0]                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     I3       In      -         8.048       -         
FSM_TEST_inst_slow.current_state_RNO[0]        SB_LUT4     O        Out     0.465     8.513       -         
current_state                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]            SB_DFFR     D        In      -         10.020      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.175 is 2.956(29.1%) logic and 7.219(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.082

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[6] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[6]                               Net          -        -       1.599     -           4         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_8                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.701
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.547

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.010

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_9                                          Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.589     5.017       -         
N_121                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.049       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.556       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        28 uses
SB_DFFER        141 uses
SB_DFFES        99 uses
SB_DFFR         37 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         310 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   278 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 310 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 310 = 310 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Mon Apr 07 08:43:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	310
    Number of DFFs      	:	278
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	339
    Number of DFFs      	:	278
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	260
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	53
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	341/7680
    PLBs                        :	49/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 55.0 (sec)

Final Design Statistics
    Number of LUTs      	:	339
    Number of DFFs      	:	278
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	28
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	341/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 3125.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 138.29 MHz | Target: 3125.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 97.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 341
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 341
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 382 
I1212: Iteration  1 :    43 unrouted : 5 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 09:06:14 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":35:29:35:35|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:06:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:06:14 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:06:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:06:15 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 09:06:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     64.1 MHz      15.600        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           64.1 MHz      15.600        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         64.1 MHz      15.600        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         64.1 MHz      15.600        derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 09:06:17 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 09:06:17 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 324 /       271
   2		0h:00m:01s		    -2.05ns		 324 /       271

   3		0h:00m:01s		    -1.30ns		 327 /       271


   4		0h:00m:01s		    -0.65ns		 329 /       271
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 271 clock pin(s) of sequential element(s)
0 instances converted, 271 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       264        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 09:06:19 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.347   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                   Arrival           
Instance                               Reference     Type         Pin     Net                     Time        Slack 
                                       Clock                                                                        
--------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                   System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
divisor_inst.counter[0]                System        SB_DFFR      Q       counter[0]              0.796       -1.234
divisor_inst.counter[1]                System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]         0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]          0.796       -1.172
FSM_TEST_inst_fast.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.131
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]         0.796       -1.131
divisor_inst.counter[2]                System        SB_DFFR      Q       counter[2]              0.796       -1.110
FSM_TEST_inst_fast.counter_idle[0]     System        SB_DFFR      Q       counter_idle[0]         0.796       -1.110
====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.249        -1.307
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.249        -1.203
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.249        -1.172
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.249        -1.110
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.090
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[1]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[1]                                    Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I2       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.558     2.953       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     4.986       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.946       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.453       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                             Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                                 Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]              SB_DFFR     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4_0[0]                      Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      O        Out     0.558     4.986       -         
G_24_0_a4_0_6                                 Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.589     6.946       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.453       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        21 uses
SB_DFFER        128 uses
SB_DFFES        99 uses
SB_DFFR         43 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         300 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   271 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 300 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 300 = 300 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Apr 07 09:06:19 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: Invalid value of SB_PLL40_2F_CORE parameter DIVQ = 0. SB_PLL40_2F_CORE parameter DIVQ is set to default value "001"
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	300
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	265
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	3
        LUT with CARRY   	:	12
    LogicCells                  :	336/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 44.8 (sec)

Final Design Statistics
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	336/7680
    PLBs                        :	70/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 3673.94 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 3673.94 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 3673.94 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 142.17 MHz | Target: 3673.94 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 818
used logic cells: 336
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 818
used logic cells: 336
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 368 
I1212: Iteration  1 :    41 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 09:32:10 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:32:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:32:10 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:32:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:32:12 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 09:32:12 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 09:32:13 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 09:32:13 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 324 /       271
   2		0h:00m:01s		    -2.05ns		 324 /       271

   3		0h:00m:01s		    -1.30ns		 327 /       271


   4		0h:00m:01s		    -0.65ns		 329 /       271
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 271 clock pin(s) of sequential element(s)
0 instances converted, 271 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       264        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 09:32:16 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.347   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                   Arrival           
Instance                               Reference     Type         Pin     Net                     Time        Slack 
                                       Clock                                                                        
--------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                   System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
divisor_inst.counter[0]                System        SB_DFFR      Q       counter[0]              0.796       -1.234
divisor_inst.counter[1]                System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]         0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]          0.796       -1.172
FSM_TEST_inst_fast.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.131
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]         0.796       -1.131
divisor_inst.counter[2]                System        SB_DFFR      Q       counter[2]              0.796       -1.110
FSM_TEST_inst_fast.counter_idle[0]     System        SB_DFFR      Q       counter_idle[0]         0.796       -1.110
====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.249        -1.307
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.249        -1.203
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.249        -1.172
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.249        -1.110
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.090
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[1]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[1]                                    Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I2       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.558     2.953       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     4.986       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.946       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.453       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                             Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                                 Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]              SB_DFFR     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4_0[0]                      Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      O        Out     0.558     4.986       -         
G_24_0_a4_0_6                                 Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.589     6.946       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.453       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        21 uses
SB_DFFER        128 uses
SB_DFFES        99 uses
SB_DFFR         43 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         300 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   271 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 300 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 300 = 300 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Mon Apr 07 09:32:16 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	300
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	265
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	3
        LUT with CARRY   	:	12
    LogicCells                  :	336/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.3 (sec)

Final Design Statistics
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	336/7680
    PLBs                        :	70/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 142.17 MHz | Target: 114.81 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 818
used logic cells: 336
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 818
used logic cells: 336
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 368 
I1212: Iteration  1 :    44 unrouted : 2 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 09:39:19 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":54:22:54:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:23:55:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:39:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:39:20 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:39:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 09:39:22 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 09:39:22 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Apr 07 09:39:24 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 09:39:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 324 /       271
   2		0h:00m:01s		    -2.05ns		 324 /       271

   3		0h:00m:01s		    -1.30ns		 327 /       271


   4		0h:00m:01s		    -0.65ns		 329 /       271
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 271 clock pin(s) of sequential element(s)
0 instances converted, 271 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       264        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 09:39:28 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       3.993   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                   Arrival           
Instance                               Reference     Type         Pin     Net                     Time        Slack 
                                       Clock                                                                        
--------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                   System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
divisor_inst.counter[0]                System        SB_DFFR      Q       counter[0]              0.796       -1.234
divisor_inst.counter[1]                System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]         0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]          0.796       -1.172
FSM_TEST_inst_fast.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.131
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]         0.796       -1.131
divisor_inst.counter[2]                System        SB_DFFR      Q       counter[2]              0.796       -1.110
FSM_TEST_inst_fast.counter_idle[0]     System        SB_DFFR      Q       counter_idle[0]         0.796       -1.110
====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.249        -1.307
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.249        -1.203
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.249        -1.172
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.249        -1.110
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.090
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[1]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[1]                                    Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I2       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.558     2.953       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     4.986       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.946       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.453       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                             Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                                 Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]              SB_DFFR     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4_0[0]                      Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      O        Out     0.558     4.986       -         
G_24_0_a4_0_6                                 Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.589     6.946       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.453       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        21 uses
SB_DFFER        128 uses
SB_DFFES        99 uses
SB_DFFR         43 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         300 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   271 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 300 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 300 = 300 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Apr 07 09:39:28 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	300
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	265
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	3
        LUT with CARRY   	:	12
    LogicCells                  :	336/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.6 (sec)

Final Design Statistics
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	336/7680
    PLBs                        :	79/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 481.21 MHz | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 149.90 MHz | Target: 114.81 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 46.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 336
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 336
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 366 
I1212: Iteration  1 :    40 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:15:06 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":43:6:43:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:22:55:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":56:23:56:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:15:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:15:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:15:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:15:08 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 11:15:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     134  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:15:09 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 11:15:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 323 /       270
   2		0h:00m:00s		    -2.05ns		 323 /       270

   3		0h:00m:01s		    -1.30ns		 326 /       270


   4		0h:00m:01s		    -0.65ns		 328 /       270
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 270 clock pin(s) of sequential element(s)
0 instances converted, 270 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       263        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 11:15:15 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       3.993   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                   Arrival           
Instance                               Reference     Type         Pin     Net                     Time        Slack 
                                       Clock                                                                        
--------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                   System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
divisor_inst.counter[0]                System        SB_DFFR      Q       counter[0]              0.796       -1.234
divisor_inst.counter[1]                System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]         0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]          0.796       -1.172
FSM_TEST_inst_fast.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.131
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]         0.796       -1.131
FSM_TEST_inst_fast.counter_idle[0]     System        SB_DFFR      Q       counter_idle[0]         0.796       -1.110
FSM_TEST_inst_slow.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.110
====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.249        -1.307
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.249        -1.203
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.249        -1.172
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.249        -1.110
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.090
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                               Net         -        -       1.371     -           14        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNI3LEM                               Net         -        -       1.371     -           14        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[1]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[1]                                    Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     I2       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                  SB_LUT4     O        Out     0.558     2.953       -         
clk_out_RNI3LEM                               Net         -        -       1.371     -           14        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     4.986       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.946       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.453       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                             Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                                 Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]              SB_DFFR     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4_0[0]                      Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      O        Out     0.558     4.986       -         
G_24_0_a4_0_6                                 Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.589     6.946       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.453       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        21 uses
SB_DFFER        128 uses
SB_DFFES        99 uses
SB_DFFR         42 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         299 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   270 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 299 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 299 = 299 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Mon Apr 07 11:15:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	299
    Number of DFFs      	:	270
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	332
    Number of DFFs      	:	270
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	264
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	3
        LUT with CARRY   	:	12
    LogicCells                  :	335/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 70.2 (sec)

Final Design Statistics
    Number of LUTs      	:	332
    Number of DFFs      	:	270
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	335/7680
    PLBs                        :	71/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 144.05 MHz | Target: 114.81 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 73.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 780
used logic cells: 335
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 780
used logic cells: 335
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 366 
I1212: Iteration  1 :    36 unrouted : 3 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:18:31 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":4:7:4:19|Synthesizing module FSM_TEST_fast in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_fast_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":72:1:72:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":43:6:43:22|Removing wire aux_selecton_slow, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":55:22:55:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":56:23:56:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_fast.v":52:5:52:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:18:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:18:32 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:18:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:18:33 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 11:18:33 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_4s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     135  
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:18:34 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 11:18:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":52:5:52:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_fast_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":149:5:149:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":127:5:127:10|Found counter in view:work.FSM_TEST_fast_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_ret (in view: ScratchLib.cell50(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_fast.v":72:1:72:6|Boundary register FSM_TEST_inst_fast.flag_signal_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 324 /       271
   2		0h:00m:01s		    -2.05ns		 324 /       271

   3		0h:00m:01s		    -1.30ns		 327 /       271


   4		0h:00m:01s		    -0.65ns		 329 /       271
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_99_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_4s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 271 clock pin(s) of sequential element(s)
0 instances converted, 271 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       264        flag_signal_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNII7RS     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 11:18:42 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       3.993   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNI4CVA1[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                   Arrival           
Instance                               Reference     Type         Pin     Net                     Time        Slack 
                                       Clock                                                                        
--------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                   System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
divisor_inst.counter[0]                System        SB_DFFR      Q       counter[0]              0.796       -1.234
divisor_inst.counter[1]                System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_fast.counter_idle[2]     System        SB_DFFR      Q       counter_idle[2]         0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]     System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow.counter_din[0]      System        SB_DFFR      Q       counter_din[0]          0.796       -1.172
FSM_TEST_inst_fast.counter_idle[3]     System        SB_DFFR      Q       counter_idle[3]         0.796       -1.131
FSM_TEST_inst_slow.counter_stat[2]     System        SB_DFFER     Q       counter_stat[2]         0.796       -1.131
divisor_inst.counter[2]                System        SB_DFFR      Q       counter[2]              0.796       -1.110
FSM_TEST_inst_fast.counter_idle[0]     System        SB_DFFR      Q       counter_idle[0]         0.796       -1.110
====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     System        SB_DFFR     D       current_state_0             7.249        -1.307
FSM_TEST_inst_fast.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[2]      System        SB_DFFR     D       counter_idle_2              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[3]      System        SB_DFFR     D       counter_idle_3              7.249        -1.203
FSM_TEST_inst_fast.counter_idle[4]      System        SB_DFFR     D       counter_idle_4              7.249        -1.203
FSM_TEST_inst_slow.counter_din[2]       System        SB_DFFR     D       counter_din_1               7.249        -1.172
FSM_TEST_inst_fast.current_state[0]     System        SB_DFFR     D       current_state_ns_0_i[0]     7.249        -1.110
FSM_TEST_inst_slow.counter_idle[0]      System        SB_DFFR     D       counter_idle_0              7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]      System        SB_DFFR     D       counter_idle_1              7.249        -1.090
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst.counter[1]                       SB_DFFR     Q        Out     0.796     0.796       -         
counter[1]                                    Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     I2       In      -         2.395       -         
divisor_inst.clk_out_RNIOCM01                 SB_LUT4     O        Out     0.558     2.953       -         
clk_out_RNIOCM01                              Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     4.986       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.946       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.453       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                                 Net         -        -       1.599     -           4         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNIFBS61[4]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_1_0                             Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNI38CB2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                                 Net         -        -       1.371     -           5         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]              SB_DFFR     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4_0[0]                      Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4      O        Out     0.558     4.986       -         
G_24_0_a4_0_6                                 Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I1       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.589     6.946       -         
current_state_0                               Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.453       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        21 uses
SB_DFFER        128 uses
SB_DFFES        99 uses
SB_DFFR         43 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         300 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   271 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 300 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 300 = 300 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:07s realtime, 0h:00m:02s cputime
# Mon Apr 07 11:18:42 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	300
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	265
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	3
        LUT with CARRY   	:	12
    LogicCells                  :	336/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 55.2 (sec)

Final Design Statistics
    Number of LUTs      	:	333
    Number of DFFs      	:	271
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	336/7680
    PLBs                        :	79/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 481.21 MHz | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 149.90 MHz | Target: 114.81 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 59.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 336
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 834
used logic cells: 336
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 366 
I1212: Iteration  1 :    40 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 18 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:33:57 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@E: CG308 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":111:26:111:37|Duplicate instance name divisor_inst
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":176:0:176:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":125:3:125:13|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":133:4:133:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":139:4:139:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":146:4:146:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":154:4:154:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":161:4:161:14|Assignment target flag_output must be of type reg or genvar
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
8 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:33:57 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:33:57 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:35:09 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":125:3:125:13|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":133:4:133:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":139:4:139:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":146:4:146:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":154:4:154:14|Assignment target flag_output must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":161:4:161:14|Assignment target flag_output must be of type reg or genvar
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
6 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:35:10 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:35:10 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:40:07 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":42:5:42:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":43:5:43:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":121:1:121:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":42:5:42:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":43:5:43:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":121:1:121:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":93:13:93:13|Input flag_input on instance FSM_TEST_inst_slow_FAST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:6:45:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":59:22:59:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:23:60:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|*Input latch_input to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":101:5:101:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":170:5:170:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":101:5:101:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:40:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:40:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:40:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:40:09 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 11:40:09 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance flag_output (in view: work.FSM_TEST_slow_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                  Clock                     Clock
Clock                                       Frequency     Period        Type                                                   Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_slow_Z2|CLK_uC_1_derived_clock     1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                      1.0 MHz       1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock           1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock          1.0 MHz       1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock         1.0 MHz       1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     12   
top|CLK                                     1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:40:10 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 11:40:10 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":170:5:170:10|Removing sequential instance counter_idle[5:0] (in view: work.FSM_TEST_slow_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":192:5:192:10|Found counter in view:work.FSM_TEST_slow_Z1(verilog) instance counter_stat[6:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":192:5:192:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":170:5:170:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Boundary register FSM_TEST_inst_slow_FAST.flag_output_ret (in view: ScratchLib.cell66(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_slow_FAST.flag_output (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Boundary register FSM_TEST_inst_slow_FAST.flag_output (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_slow_FAST.flag_output_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Boundary register FSM_TEST_inst_slow_FAST.flag_output_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_slow_FAST.SEL (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_slow_FAST.flag_output_1 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":121:1:121:6|Boundary register FSM_TEST_inst_slow_FAST.flag_output_1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 319 /       274
   2		0h:00m:00s		    -2.05ns		 319 /       274

   3		0h:00m:01s		    -1.30ns		 324 /       274


   4		0h:00m:01s		    -0.65ns		 326 /       274
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_249.
@N: FX1017 :|SB_GB inserted on the net N_366.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock FSM_TEST_slow_Z2|CLK_uC_1_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 274 clock pin(s) of sequential element(s)
0 instances converted, 274 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       267        flag_output_ret                                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNI99RQ     SB_LUT4                7          config_register_latched_dec_inst.DYNSR_er[6]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.71ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 8.71ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 11:40:14 2025
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     114.8 MHz     284.2 MHz     8.711         3.519         5.192       derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 114.8 MHz     NA            8.711         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
System                                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307      system                     system_clkgroup      
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
System                               top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       3.993   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  System                               |  8.711       4.096   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  8.711       5.192   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                  Arrival          
Instance                                         Reference                               Type         Pin     Net          Time        Slack
                                                 Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[4]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[5]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[6]     0.796       4.096
config_register_latched_dec_inst.DYNSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       5.192
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                  Required          
Instance                                         Reference                               Type         Pin     Net          Time         Slack
                                                 Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s12_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s13_c        8.556        4.096
config_register_latched_dec_inst.DYNCNF_1[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       s14_c        8.556        4.096
config_register_latched_dec_inst.DYNSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[4]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[3]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[5]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[4]     8.556        5.192
config_register_latched_dec_inst.DYNSR_er[6]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[5]     8.556        5.192
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.711
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.556

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.096

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR_er[4] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR_er[4]              SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                                  Net          -        -       1.599     -           2         
config_register_latched_dec_inst.DYNCNF_1_RNINKF91[4]     SB_LUT4      I2       In      -         2.395       -         
config_register_latched_dec_inst.DYNCNF_1_RNINKF91[4]     SB_LUT4      O        Out     0.558     2.953       -         
s12_c                                                     Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[4]              SB_DFFER     D        In      -         4.460       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                   Arrival           
Instance                                    Reference     Type         Pin     Net                     Time        Slack 
                                            Clock                                                                        
-------------------------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                      System        SB_DFFR      Q       clk_continuous_slow     0.796       -1.307
FSM_TEST_inst_slow_FAST.counter_stat[0]     System        SB_DFFR      Q       counter_stat[0]         0.796       -1.307
divisor_inst.clk_out                        System        SB_DFFR      Q       clk_continuous_fast     0.796       -1.276
divisor_inst_2.counter[0]                   System        SB_DFFR      Q       counter[0]              0.796       -1.234
FSM_TEST_inst_slow_FAST.counter_stat[2]     System        SB_DFFR      Q       counter_stat[2]         0.796       -1.234
divisor_inst.counter[0]                     System        SB_DFFR      Q       counter[0]              0.796       -1.203
divisor_inst_2.counter[1]                   System        SB_DFFR      Q       counter[1]              0.796       -1.203
FSM_TEST_inst_slow.counter_stat[0]          System        SB_DFFER     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_slow_FAST.counter_stat[1]     System        SB_DFFR      Q       counter_stat[1]         0.796       -1.203
FSM_TEST_inst_slow_FAST.counter_stat[3]     System        SB_DFFR      Q       counter_stat[3]         0.796       -1.203
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                              Required           
Instance                                         Reference     Type         Pin     Net                Time         Slack 
                                                 Clock                                                                    
--------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]              System        SB_DFFR      D       current_state      7.249        -1.307
FSM_TEST_inst_slow_FAST.current_state[0]         System        SB_DFFR      D       current_state      7.249        -1.307
flag_output_ret                                  System        SB_DFFS      D       N_370_i            7.249        -1.276
FSM_TEST_inst_slow.counter_din[2]                System        SB_DFFR      D       counter_din_2      7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[4]     System        SB_DFFER     E       N_370_i            7.404        -1.121
config_register_latched_dec_inst.DYNCNF_1[5]     System        SB_DFFER     E       N_370_i            7.404        -1.121
config_register_latched_dec_inst.DYNCNF_1[6]     System        SB_DFFER     E       N_370_i            7.404        -1.121
FSM_TEST_inst_slow.counter_idle[0]               System        SB_DFFR      D       counter_idle_0     7.249        -1.090
FSM_TEST_inst_slow.counter_idle[1]               System        SB_DFFR      D       counter_idle_1     7.249        -1.090
FSM_TEST_inst_slow.counter_idle[2]               System        SB_DFFR      D       counter_idle_2     7.249        -1.090
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                        SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     I0       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     O        Out     0.661     3.056       -         
counter_RNISR1F[2]                            Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state                                 Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow_FAST.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_slow_FAST.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow_FAST.counter_stat[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[0]                                    Net         -        -       1.599     -           3         
FSM_TEST_inst_slow_FAST.current_state_RNO_3[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow_FAST.current_state_RNO_3[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_0_4[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow_FAST.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow_FAST.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_121                                              Net         -        -       1.371     -           1         
FSM_TEST_inst_slow_FAST.current_state_RNO[0]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow_FAST.current_state_RNO[0]       SB_LUT4     O        Out     0.589     7.049       -         
current_state                                      Net         -        -       1.507     -           1         
FSM_TEST_inst_slow_FAST.current_state[0]           SB_DFFR     D        In      -         8.556       -         
================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                               SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                                Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                       SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                       SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                    Net         -        -       1.371     -           13        
FSM_TEST_inst_slow_FAST.flag_output_2_RNIOK9H1     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow_FAST.flag_output_2_RNIOK9H1     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0_0                                            Net         -        -       1.371     -           1         
FSM_TEST_inst_slow_FAST.SEL_0_es_RNIB8UO3          SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow_FAST.SEL_0_es_RNIB8UO3          SB_LUT4     O        Out     0.661     7.018       -         
N_370_i                                            Net         -        -       1.507     -           4         
flag_output_ret                                    SB_DFFS     D        In      -         8.525       -         
================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.counter[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst_2.counter[0]                     SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                    Net         -        -       1.599     -           5         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     I1       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     O        Out     0.589     2.984       -         
counter_RNISR1F[2]                            Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
G_24_0_a4_0_6                                 Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state                                 Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow_FAST.counter_stat[2] / Q
    Ending point:                            FSM_TEST_inst_slow_FAST.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow_FAST.counter_stat[2]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_stat[2]                                    Net         -        -       1.599     -           3         
FSM_TEST_inst_slow_FAST.current_state_RNO_3[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow_FAST.current_state_RNO_3[0]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_ns_0_a3_0_4[0]                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow_FAST.current_state_RNO_1[0]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow_FAST.current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_121                                              Net         -        -       1.371     -           1         
FSM_TEST_inst_slow_FAST.current_state_RNO[0]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow_FAST.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.977       -         
current_state                                      Net         -        -       1.507     -           1         
FSM_TEST_inst_slow_FAST.current_state[0]           SB_DFFR     D        In      -         8.484       -         
================================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        17 uses
SB_DFFER        129 uses
SB_DFFES        100 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             6 uses
SB_LUT4         298 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   274 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 298 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 298 = 298 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Mon Apr 07 11:40:14 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	298
    Number of DFFs      	:	274
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	33
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	332
    Number of DFFs      	:	274
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	268
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	49
        CARRY Only       	:	2
        LUT with CARRY   	:	9
    LogicCells                  :	334/7680
    PLBs                        :	44/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 67.7 (sec)

Final Design Statistics
    Number of LUTs      	:	332
    Number of DFFs      	:	274
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	334/7680
    PLBs                        :	79/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 114.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 145.64 MHz | Target: 114.81 MHz
Clock: top|CLK | Frequency: N/A | Target: 114.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 71.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 753
used logic cells: 334
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 753
used logic cells: 334
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 13
I1209: Started routing
I1223: Total Nets : 362 
I1212: Iteration  1 :    41 unrouted : 6 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 8
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 17 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:55:35 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
@W: CG679 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Previous module with same name FSM_TEST_slow
@N: CG1223 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:19|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:19|Duplicate module name FSM_TEST_slow
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:55:35 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:55:35 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:56:04 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
@W: CG679 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Previous module with same name FSM_TEST_slow
@N: CG1223 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:19|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:19|Duplicate module name FSM_TEST_slow
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:56:04 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:56:04 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 11:56:26 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":42:5:42:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":43:5:43:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":121:1:121:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":93:14:93:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:6:45:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":59:22:59:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:23:60:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|*Input latch_input to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":101:5:101:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:56:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:56:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:56:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 11:56:28 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 11:56:28 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency      Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  1.0 MHz        1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock       1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock      1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz        1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     13   
top|CLK                                 1.0 MHz        1000.000      inferred                                               Autoconstr_clkgroup_0     0    
top|clk_output_inferred_clock           1417.2 MHz     0.706         inferred                                               Autoconstr_clkgroup_1     104  
===========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 11:56:30 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 11:56:30 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":192:5:192:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":170:5:170:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 329 /       280
   2		0h:00m:01s		    -2.05ns		 329 /       280

   3		0h:00m:01s		    -1.30ns		 336 /       280


   4		0h:00m:01s		    -1.30ns		 336 /       280
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_252.
@N: FX1017 :|SB_GB inserted on the net N_370.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 instances converted, 280 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       280        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 11:56:32 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System             135.5 MHz     115.2 MHz     7.378         8.680         -1.302     system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                  Arrival           
Instance                                  Reference     Type        Pin     Net                     Time        Slack 
                                          Clock                                                                       
----------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                      System        SB_DFFR     Q       clk_continuous_fast     0.796       -1.302
FSM_TEST_inst_slow.current_state[0]       System        SB_DFFR     Q       current_state[0]        0.796       -1.302
FSM_TEST_inst_RAPIDA.current_state[0]     System        SB_DFFR     Q       current_state[0]        0.796       -1.302
divisor_inst_2.clk_out                    System        SB_DFFR     Q       clk_continuous_slow     0.796       -1.230
divisor_inst.counter[0]                   System        SB_DFFR     Q       counter[0]              0.796       -1.230
FSM_TEST_inst_slow.counter_stat[0]        System        SB_DFFR     Q       counter_stat[0]         0.796       -1.230
FSM_TEST_inst_RAPIDA.counter_stat[0]      System        SB_DFFR     Q       counter_stat[0]         0.796       -1.230
FSM_TEST_inst_RAPIDA.current_state[1]     System        SB_DFFR     Q       current_state[1]        0.796       -1.230
FSM_TEST_inst_slow.current_state[1]       System        SB_DFFR     Q       current_state[1]        0.796       -1.230
divisor_inst.counter[1]                   System        SB_DFFR     Q       counter[1]              0.796       -1.199
======================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                     Required           
Instance                                         Reference     Type         Pin     Net                       Time         Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.counter_din[2]              System        SB_DFFR      D       counter_din               7.223        -1.302
FSM_TEST_inst_slow.counter_din[2]                System        SB_DFFR      D       counter_din_1             7.223        -1.302
flag_output_ret                                  System        SB_DFFS      D       N_374_i                   7.223        -1.302
FSM_TEST_inst_slow.current_state[0]              System        SB_DFFR      D       current_state_0           7.223        -1.230
FSM_TEST_inst_RAPIDA.current_state[0]            System        SB_DFFR      D       current_state_0           7.223        -1.230
flag_output_0_ret                                System        SB_DFFR      D       flag_output_0_ret_RNO     7.223        -1.199
config_register_latched_dec_inst.DYNCNF_1[4]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
config_register_latched_dec_inst.DYNCNF_1[5]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
config_register_latched_dec_inst.DYNCNF_1[6]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
FSM_TEST_inst_slow.counter_idle[0]               System        SB_DFFR      D       counter_idle_0            7.223        -1.116
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                              Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                              SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                               Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                      SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                      SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                   Net         -        -       1.371     -           16        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111_0     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111_0     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0_0                                           Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3       SB_LUT4     O        Out     0.661     7.018       -         
N_374_i                                           Net         -        -       1.507     -           4         
flag_output_ret                                   SB_DFFS     D        In      -         8.525       -         
===============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                              Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                  Net         -        -       1.599     -           116       
FSM_TEST_inst_slow.current_state_RNIV6JP_1[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNIV6JP_1[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_95_li                                           Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]           SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]           SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                              Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]             SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]             SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                     Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                 SB_DFFR     D        In      -         8.525       -         
===============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                    Net         -        -       1.599     -           118       
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_98_li                                             Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     O        Out     0.558     7.018       -         
counter_din                                         Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                 SB_DFFR     D        In      -         8.525       -         
=================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.261

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           16        
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIO2I51          SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIO2I51          SB_LUT4     O        Out     0.589     5.017       -         
SEL_0_es_RNIO2I51                               Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     O        Out     0.589     6.977       -         
N_374_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.484       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                             Net         -        -       1.599     -           3         
divisor_inst_2.counter_RNISR1F[2]               SB_LUT4     I0       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]               SB_LUT4     O        Out     0.661     3.056       -         
counter_RNISR1F[2]                              Net         -        -       1.371     -           15        
FSM_TEST_inst_RAPIDA.g0_1_x1                    SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.g0_1_x1                    SB_LUT4     O        Out     0.589     5.017       -         
g0_1_x1                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     O        Out     0.558     6.946       -         
N_374_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        22 uses
SB_DFFER        122 uses
SB_DFFES        100 uses
SB_DFFR         57 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             6 uses
SB_LUT4         310 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 310 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 310 = 310 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Apr 07 11:56:32 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	310
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	18
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	353
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	4
        LUT with CARRY   	:	18
    LogicCells                  :	357/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 53.1 (sec)

Final Design Statistics
    Number of LUTs      	:	353
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	357/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 124.81 MHz | Target: 1.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 55.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 357
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 357
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 390 
I1212: Iteration  1 :    43 unrouted : 2 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 12:09:55 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":42:5:42:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":43:5:43:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":121:1:121:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":40:5:40:12|Object CLK_uC_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":41:5:41:12|Object CLK_uC_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":119:1:119:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":93:14:93:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:6:45:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":59:22:59:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:23:60:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|*Input latch_input to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":71:1:71:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":162:5:162:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":99:5:99:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":170:5:170:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":101:5:101:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:09:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:09:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:09:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:09:57 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 12:09:58 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency      Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  1.0 MHz        1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock       1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock      1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz        1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     13   
top|CLK                                 1.0 MHz        1000.000      inferred                                               Autoconstr_clkgroup_0     0    
top|clk_output_inferred_clock           1417.2 MHz     0.706         inferred                                               Autoconstr_clkgroup_1     104  
===========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 12:09:59 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 12:09:59 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":101:5:101:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":192:5:192:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":170:5:170:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":99:5:99:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":184:5:184:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":162:5:162:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":71:1:71:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 329 /       280
   2		0h:00m:01s		    -2.05ns		 329 /       280

   3		0h:00m:01s		    -1.30ns		 336 /       280


   4		0h:00m:01s		    -1.30ns		 336 /       280
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":119:1:119:6|Boundary register FSM_TEST_inst_slow.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":121:1:121:6|Boundary register FSM_TEST_inst_RAPIDA.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_252.
@N: FX1017 :|SB_GB inserted on the net N_370.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 280 clock pin(s) of sequential element(s)
0 instances converted, 280 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       280        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 12:10:03 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System             135.5 MHz     115.2 MHz     7.378         8.680         -1.302     system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                  Arrival           
Instance                                  Reference     Type        Pin     Net                     Time        Slack 
                                          Clock                                                                       
----------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                      System        SB_DFFR     Q       clk_continuous_fast     0.796       -1.302
FSM_TEST_inst_slow.current_state[0]       System        SB_DFFR     Q       current_state[0]        0.796       -1.302
FSM_TEST_inst_RAPIDA.current_state[0]     System        SB_DFFR     Q       current_state[0]        0.796       -1.302
divisor_inst_2.clk_out                    System        SB_DFFR     Q       clk_continuous_slow     0.796       -1.230
divisor_inst.counter[0]                   System        SB_DFFR     Q       counter[0]              0.796       -1.230
FSM_TEST_inst_slow.counter_stat[0]        System        SB_DFFR     Q       counter_stat[0]         0.796       -1.230
FSM_TEST_inst_RAPIDA.counter_stat[0]      System        SB_DFFR     Q       counter_stat[0]         0.796       -1.230
FSM_TEST_inst_RAPIDA.current_state[1]     System        SB_DFFR     Q       current_state[1]        0.796       -1.230
FSM_TEST_inst_slow.current_state[1]       System        SB_DFFR     Q       current_state[1]        0.796       -1.230
divisor_inst.counter[1]                   System        SB_DFFR     Q       counter[1]              0.796       -1.199
======================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                     Required           
Instance                                         Reference     Type         Pin     Net                       Time         Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.counter_din[2]              System        SB_DFFR      D       counter_din               7.223        -1.302
FSM_TEST_inst_slow.counter_din[2]                System        SB_DFFR      D       counter_din_1             7.223        -1.302
flag_output_ret                                  System        SB_DFFS      D       N_374_i                   7.223        -1.302
FSM_TEST_inst_slow.current_state[0]              System        SB_DFFR      D       current_state_0           7.223        -1.230
FSM_TEST_inst_RAPIDA.current_state[0]            System        SB_DFFR      D       current_state_0           7.223        -1.230
flag_output_0_ret                                System        SB_DFFR      D       flag_output_0_ret_RNO     7.223        -1.199
config_register_latched_dec_inst.DYNCNF_1[4]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
config_register_latched_dec_inst.DYNCNF_1[5]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
config_register_latched_dec_inst.DYNCNF_1[6]     System        SB_DFFER     E       N_374_i                   7.378        -1.147
FSM_TEST_inst_slow.counter_idle[0]               System        SB_DFFR      D       counter_idle_0            7.223        -1.116
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                              Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                              SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                               Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                      SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                      SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                   Net         -        -       1.371     -           16        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111_0     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111_0     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0_0                                           Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3       SB_LUT4     O        Out     0.661     7.018       -         
N_374_i                                           Net         -        -       1.507     -           4         
flag_output_ret                                   SB_DFFS     D        In      -         8.525       -         
===============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                              Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                  Net         -        -       1.599     -           116       
FSM_TEST_inst_slow.current_state_RNIV6JP_1[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNIV6JP_1[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_95_li                                           Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_din_RNO_0[2]           SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[2]           SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                              Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[2]             SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[2]             SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                     Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[2]                 SB_DFFR     D        In      -         8.525       -         
===============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                    Net         -        -       1.599     -           118       
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_98_li                                             Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     O        Out     0.558     7.018       -         
counter_din                                         Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                 SB_DFFR     D        In      -         8.525       -         
=================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.261

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           16        
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIO2I51          SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIO2I51          SB_LUT4     O        Out     0.589     5.017       -         
SEL_0_es_RNIO2I51                               Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     O        Out     0.589     6.977       -         
N_374_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.484       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                          SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                             Net         -        -       1.599     -           3         
divisor_inst_2.counter_RNISR1F[2]               SB_LUT4     I0       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]               SB_LUT4     O        Out     0.661     3.056       -         
counter_RNISR1F[2]                              Net         -        -       1.371     -           15        
FSM_TEST_inst_RAPIDA.g0_1_x1                    SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.g0_1_x1                    SB_LUT4     O        Out     0.589     5.017       -         
g0_1_x1                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNI5M6E3     SB_LUT4     O        Out     0.558     6.946       -         
N_374_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.453       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        22 uses
SB_DFFER        122 uses
SB_DFFES        100 uses
SB_DFFR         57 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             6 uses
SB_LUT4         310 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   280 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 310 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 310 = 310 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Apr 07 12:10:03 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	310
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	18
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	353
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	4
        LUT with CARRY   	:	18
    LogicCells                  :	357/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 55.4 (sec)

Final Design Statistics
    Number of LUTs      	:	353
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	357/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 124.81 MHz | Target: 1.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 357
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 357
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 13
I1209: Started routing
I1223: Total Nets : 390 
I1212: Iteration  1 :    44 unrouted : 2 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 15 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 12:39:51 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Pruning unused register CLK_uC_6d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Pruning unused register CLK_uC_6e. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":139:1:139:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000011001000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":161:1:161:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":93:14:93:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:6:45:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":59:22:59:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:23:60:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|*Input latch_input to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":85:1:85:6|Found sequential shift CLK_uC with address depth of 20 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":141:5:141:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Found sequential shift CLK_uC with address depth of 10 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":119:5:119:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:39:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:39:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:39:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 12:39:53 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 12:39:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency      Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  1.0 MHz        1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock       1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock      1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     130  
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz        1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     13   
top|CLK                                 1.0 MHz        1000.000      inferred                                               Autoconstr_clkgroup_0     0    
top|clk_output_inferred_clock           1417.2 MHz     0.706         inferred                                               Autoconstr_clkgroup_1     104  
===========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":141:5:141:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 12:39:54 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 12:39:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":210:5:210:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":188:5:188:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":141:5:141:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":204:5:204:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":226:5:226:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":85:1:85:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":79:1:79:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 333 /       304
   2		0h:00m:01s		    -2.05ns		 333 /       304

   3		0h:00m:01s		    -1.30ns		 338 /       304
   4		0h:00m:01s		    -1.30ns		 338 /       304


   5		0h:00m:01s		    -1.30ns		 339 /       304
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_258.
@N: FX1017 :|SB_GB inserted on the net N_376.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 304 clock pin(s) of sequential element(s)
0 instances converted, 304 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       304        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 12:39:56 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System             135.1 MHz     114.8 MHz     7.404         8.711         -1.307     system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                  Arrival           
Instance                                  Reference     Type        Pin     Net                     Time        Slack 
                                          Clock                                                                       
----------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]         System        SB_DFFR     Q       counter_din[0]          0.796       -1.307
divisor_inst.clk_out                      System        SB_DFFR     Q       clk_continuous_fast     0.796       -1.276
divisor_inst_2.clk_out                    System        SB_DFFR     Q       clk_continuous_slow     0.796       -1.276
FSM_TEST_inst_RAPIDA.current_state[0]     System        SB_DFFR     Q       current_state[0]        0.796       -1.276
FSM_TEST_inst_slow.counter_din[1]         System        SB_DFFR     Q       counter_din[1]          0.796       -1.234
divisor_inst.counter[0]                   System        SB_DFFR     Q       counter[0]              0.796       -1.203
divisor_inst_2.counter[0]                 System        SB_DFFR     Q       counter[0]              0.796       -1.203
FSM_TEST_inst_RAPIDA.counter_stat[0]      System        SB_DFFR     Q       counter_stat[0]         0.796       -1.203
FSM_TEST_inst_RAPIDA.current_state[1]     System        SB_DFFR     Q       current_state[1]        0.796       -1.203
FSM_TEST_inst_slow.counter_stat[3]        System        SB_DFFR     Q       counter_stat[3]         0.796       -1.183
======================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                     Required           
Instance                                         Reference     Type         Pin     Net                       Time         Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]              System        SB_DFFR      D       current_state_0           7.249        -1.307
FSM_TEST_inst_RAPIDA.counter_din[2]              System        SB_DFFR      D       counter_din_1             7.249        -1.276
FSM_TEST_inst_slow.current_state[0]              System        SB_DFFR      D       current_state             7.249        -1.276
flag_output_ret                                  System        SB_DFFS      D       N_380_i                   7.249        -1.276
FSM_TEST_inst_RAPIDA.current_state[0]            System        SB_DFFR      D       current_state             7.249        -1.203
flag_output_0_ret                                System        SB_DFFR      D       flag_output_0_ret_RNO     7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[4]     System        SB_DFFER     E       N_380_i                   7.404        -1.121
config_register_latched_dec_inst.DYNCNF_1[5]     System        SB_DFFER     E       N_380_i                   7.404        -1.121
config_register_latched_dec_inst.DYNCNF_1[6]     System        SB_DFFER     E       N_380_i                   7.404        -1.121
FSM_TEST_inst_RAPIDA.counter_idle[0]             System        SB_DFFR      D       counter_idle_0            7.249        -1.090
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_109_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           15        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIKC111     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0                                           Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.SEL_0_es_RNI5M6E3            SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.SEL_0_es_RNI5M6E3            SB_LUT4     O        Out     0.661     7.018       -         
N_380_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.525       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                        SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     I0       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     O        Out     0.661     3.056       -         
counter_RNISR1F[2]                            Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
g0_1_a4_0_3                                   Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state                                 Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                    Net         -        -       1.599     -           117       
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_RNIN903_1[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_104_li                                            Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]           SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]             SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                       Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                 SB_DFFR     D        In      -         8.525       -         
=================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.589     2.984       -         
N_109_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.017       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.388       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     6.977       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.484       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        24 uses
SB_DFFER        130 uses
SB_DFFES        100 uses
SB_DFFR         73 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             6 uses
SB_LUT4         312 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   304 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 312 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 312 = 312 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Apr 07 12:39:56 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	312
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	38
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	60
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	373
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	297
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	376/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 40.4 (sec)

Final Design Statistics
    Number of LUTs      	:	373
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	376/7680
    PLBs                        :	83/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 132.57 MHz | Target: 1.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 814
used logic cells: 376
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 814
used logic cells: 376
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 416 
I1212: Iteration  1 :    30 unrouted : 2 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Apr 07 13:11:14 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Pruning unused register CLK_uC_6d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Pruning unused register CLK_uC_6e. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":139:1:139:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000011001000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":161:1:161:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":93:14:93:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:6:42:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:6:45:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":59:22:59:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:23:60:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:6:53:16|*Input latch_input to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":12:1:12:10|Input miso_input is unused.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":85:1:85:6|Found sequential shift CLK_uC with address depth of 20 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":204:5:204:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_slow.v":141:5:141:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":79:1:79:6|Found sequential shift CLK_uC with address depth of 10 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":188:5:188:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST_RAPIDA.v":119:5:119:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 13:11:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 13:11:15 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 13:11:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 07 13:11:16 2025

###########################################################]
Pre-mapping Report

# Mon Apr 07 13:11:16 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency      Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  1.0 MHz        1000.000      system                                                 system_clkgroup           14   
freq_div_8s|clk_out_derived_clock       1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock      1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     130  
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz        1000.000      derived (from top|CLK)                                 Autoconstr_clkgroup_0     13   
top|CLK                                 1.0 MHz        1000.000      inferred                                               Autoconstr_clkgroup_0     0    
top|clk_output_inferred_clock           1417.2 MHz     0.706         inferred                                               Autoconstr_clkgroup_1     104  
===========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 14 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":141:5:141:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 07 13:11:17 2025

###########################################################]
Map & Optimize Report

# Mon Apr 07 13:11:17 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":210:5:210:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":188:5:188:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":141:5:141:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":204:5:204:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":226:5:226:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":85:1:85:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":79:1:79:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 333 /       304
   2		0h:00m:01s		    -2.05ns		 333 /       304
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state[1] (in view: work.top(verilog)) with 116 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.30ns		 341 /       307
   4		0h:00m:01s		    -1.30ns		 341 /       307
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":119:5:119:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state_fast[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   5		0h:00m:01s		    -1.30ns		 344 /       309
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.SEL_0 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_slow.v":161:1:161:6|Boundary register FSM_TEST_inst_slow.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test_rapida.v":139:1:139:6|Boundary register FSM_TEST_inst_RAPIDA.MOSI (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_258.
@N: FX1017 :|SB_GB inserted on the net N_376.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBALB_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 309 clock pin(s) of sequential element(s)
0 instances converted, 309 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       309        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 07 13:11:24 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System             135.1 MHz     114.8 MHz     7.404         8.711         -1.307     system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                         Arrival           
Instance                                            Reference     Type        Pin     Net                            Time        Slack 
                                                    Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]                   System        SB_DFFR     Q       counter_din[0]                 0.796       -1.307
FSM_TEST_inst_RAPIDA.current_state[0]               System        SB_DFFR     Q       current_state[0]               0.796       -1.307
divisor_inst.clk_out                                System        SB_DFFR     Q       clk_continuous_fast            0.796       -1.276
divisor_inst_2.clk_out                              System        SB_DFFR     Q       clk_continuous_slow            0.796       -1.276
FSM_TEST_inst_slow.current_state[0]                 System        SB_DFFR     Q       current_state[0]               0.796       -1.276
FSM_TEST_inst_slow.counter_din[1]                   System        SB_DFFR     Q       counter_din[1]                 0.796       -1.234
FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]     System        SB_DFFR     Q       current_state_fast_fast[1]     0.796       -1.234
divisor_inst.counter[0]                             System        SB_DFFR     Q       counter[0]                     0.796       -1.203
divisor_inst_2.counter[0]                           System        SB_DFFR     Q       counter[0]                     0.796       -1.203
FSM_TEST_inst_RAPIDA.counter_stat[0]                System        SB_DFFR     Q       counter_stat[0]                0.796       -1.203
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                     Required           
Instance                                         Reference     Type         Pin     Net                       Time         Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]              System        SB_DFFR      D       current_state_0           7.249        -1.307
flag_output_ret                                  System        SB_DFFS      D       N_380_i                   7.249        -1.307
FSM_TEST_inst_RAPIDA.counter_din[2]              System        SB_DFFR      D       counter_din_1             7.249        -1.276
FSM_TEST_inst_slow.current_state[0]              System        SB_DFFR      D       current_state             7.249        -1.276
FSM_TEST_inst_RAPIDA.current_state[0]            System        SB_DFFR      D       current_state             7.249        -1.203
flag_output_0_ret                                System        SB_DFFR      D       flag_output_0_ret_RNO     7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[4]     System        SB_DFFER     E       N_380_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[5]     System        SB_DFFER     E       N_380_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[6]     System        SB_DFFER     E       N_380_i                   7.404        -1.152
FSM_TEST_inst_RAPIDA.counter_idle[0]             System        SB_DFFR      D       counter_idle_0            7.249        -1.090
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_107_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           120       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_102_li                                                    Net         -        -       1.371     -           7         
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIURHJ1                      SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_es_RNIURHJ1                      SB_LUT4     O        Out     0.661     5.089       -         
SEL_0_es_RNIURHJ1                                           Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4                        SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4                        SB_LUT4     O        Out     0.589     7.049       -         
N_380_i                                                     Net         -        -       1.507     -           4         
flag_output_ret                                             SB_DFFS     D        In      -         8.556       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           20        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0                                           Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4            SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4            SB_LUT4     O        Out     0.661     7.018       -         
N_380_i                                         Net         -        -       1.507     -           4         
flag_output_ret                                 SB_DFFS     D        In      -         8.525       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst_2.clk_out / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
divisor_inst_2.clk_out                        SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_slow                           Net         -        -       1.599     -           3         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     I0       In      -         2.395       -         
divisor_inst_2.counter_RNISR1F[2]             SB_LUT4     O        Out     0.661     3.056       -         
counter_RNISR1F[2]                            Net         -        -       1.371     -           15        
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
g0_1_a4_0_3                                   Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state                                 Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.current_state[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                              Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                  Net         -        -       1.599     -           114       
FSM_TEST_inst_slow.current_state_RNIV6JP_1[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNIV6JP_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_109_li                                          Net         -        -       1.371     -           7         
FSM_TEST_inst_slow.SEL_0_es_RNIPQCK1              SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.SEL_0_es_RNIPQCK1              SB_LUT4     O        Out     0.661     5.089       -         
N_3_0                                             Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4              SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.SEL_0_es_RNIMC9M4              SB_LUT4     O        Out     0.558     7.018       -         
N_380_i                                           Net         -        -       1.507     -           4         
flag_output_ret                                   SB_DFFS     D        In      -         8.525       -         
===============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        24 uses
SB_DFFER        130 uses
SB_DFFES        100 uses
SB_DFFR         78 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             6 uses
SB_LUT4         317 uses

I/O ports: 10
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   309 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 317 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 317 = 317 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:06s realtime, 0h:00m:03s cputime
# Mon Apr 07 13:11:24 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	317
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	60
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for miso_input, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	378
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	302
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	381/7680
    PLBs                        :	51/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 82.5 (sec)

Final Design Statistics
    Number of LUTs      	:	378
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	381/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 125.35 MHz | Target: 1.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 86.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 934
used logic cells: 381
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 934
used logic cells: 381
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 16
I1209: Started routing
I1223: Total Nets : 418 
I1212: Iteration  1 :    36 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 21 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
15:10:56
