<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>Vivado Design Flow &mdash; Ultra Low Latency Trading UL3524 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="prev" title="Programming the Device" href="programming_the_device.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../index.html" class="icon icon-home"> Ultra Low Latency Trading
            <img src="../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                UL3524
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">UL3524</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Alveo-Cards/cards/ul3524.html">Home</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/Xilinx/Alveo-Cards/tree/ul3524">On GitHub</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Reference Designs</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../GTF_Latency/README.html">GTF Latency Benchmark</a></li>
<li class="toctree-l1"><a class="reference internal" href="../RECOV_CLK/README.html">GTF Recovery Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PCIE_DDR/README.html">PCIE DDR</a></li>
<li class="toctree-l1"><a class="reference internal" href="../QDR_MIG/README.html">QDR MIG</a></li>
<li class="toctree-l1"><a class="reference internal" href="../QSFP_I2C/README.html">QSFP I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Renesas_I2C_Programming/README.html">Renesas I2C Programming</a></li>
<li class="toctree-l1"><a class="reference internal" href="../FINN_Latency/README.html">FINN_Latency</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Reference Design Support</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="loading_ref_proj.html">Loading a design</a></li>
<li class="toctree-l1"><a class="reference internal" href="simulating_a_design.html">Simulating a design</a></li>
<li class="toctree-l1"><a class="reference internal" href="building_a_design.html">Building a design</a></li>
<li class="toctree-l1"><a class="reference internal" href="programming_the_device.html">Programming the device</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vivado Design Support</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Vivado Design Flow</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#vivado-xdc-files">Vivado XDC Files</a></li>
<li class="toctree-l2"><a class="reference internal" href="#creating-a-vivado-rtl-project">Creating a Vivado RTL Project</a></li>
<li class="toctree-l2"><a class="reference internal" href="#device-configuration">Device Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="#mcs-file-generation">MCS File Generation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#card-programming">Card Programming</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#programming-via-vivado-hardware-manager">Programming via Vivado Hardware Manager</a></li>
<li class="toctree-l3"><a class="reference internal" href="#programming-via-xbflash2">Programming via xbflash2</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#accessing-card-details-via-uart">Accessing Card Details via UART</a></li>
<li class="toctree-l2"><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ultra Low Latency Trading</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Vivado Design Flow</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/docs/Docs/vivado_design_flow.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>UL3524 Ultra Low Latency Trading</h1>
    </td>
 </tr>
</table><div class="section" id="vivado-design-flow">
<h1>Vivado Design Flow<a class="headerlink" href="#vivado-design-flow" title="Permalink to this heading">¶</a></h1>
<div class="section" id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading">¶</a></h2>
<p>Provides Vivado design flow support.</p>
</div>
<div class="section" id="vivado-xdc-files">
<h2>Vivado XDC Files<a class="headerlink" href="#vivado-xdc-files" title="Permalink to this heading">¶</a></h2>
<p>The UL3524 Xilinx Design Constraints (XDC) file is located here <a class="reference internal" href="../XDC/README.html"><span class="doc">located here</span></a>.</p>
</div>
<div class="section" id="creating-a-vivado-rtl-project">
<h2>Creating a Vivado RTL Project<a class="headerlink" href="#creating-a-vivado-rtl-project" title="Permalink to this heading">¶</a></h2>
<p>Currently with the XDC-based Vivado design flow, the UL3524 FPGA part is not currently visible via the Vivado GUI part selection window. Consequently, a project based on the UL3524 FPGA part must be created via the TCL command line.  Use the following steps to create a new project:</p>
<ol class="simple">
<li><p>Launch Vivado tools.</p></li>
<li><p>In the Tcl console, run the following command:
<code class="docutils literal notranslate"><span class="pre">create_project</span> <span class="pre">&lt;project&gt;</span> <span class="pre">&lt;path&gt;</span> <span class="pre">-part</span> <span class="pre">&lt;part</span> <span class="pre">number&gt;</span></code></p></li>
</ol>
<p>where,</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;project&gt;</span></code> is the name of the project you want to create</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;path&gt;</span></code> is the path where you want to create the project</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;part</span> <span class="pre">number&gt;</span></code> is the Vivado FPGA part number: <code class="docutils literal notranslate"><span class="pre">XCVU2P-FSVJ2104-3-E</span></code></p></li>
</ul>
</div>
<div class="section" id="device-configuration">
<h2>Device Configuration<a class="headerlink" href="#device-configuration" title="Permalink to this heading">¶</a></h2>
<p>The Alveo accelerator card supports two FPGA configuration modes:</p>
<ul class="simple">
<li><p>Quad SPI flash memory</p></li>
<li><p>JTAG (over Micro-USB or ADK2 debug connector)</p></li>
</ul>
<p>The FPGA bank 0 mode pins are hardwired to master SPI mode M[2:0] = 001 with pull-up/down resistors. At power up, the FPGA is configured by the QSPI flash device using the primary serial configuration mode. Refer to the XDC for recommended configuration parameters specified via the various BITSTREAM.CONFIG constraints.</p>
<p>For complete details on configuring the FPGA, see the <a class="reference external" href="https://docs.xilinx.com/v/u/en-US/ug570-ultrascale-configuration">UltraScale Architecture Configuration User Guide (UG570)</a>.</p>
</div>
<div class="section" id="mcs-file-generation">
<h2>MCS File Generation<a class="headerlink" href="#mcs-file-generation" title="Permalink to this heading">¶</a></h2>
<p>This section outlines the steps to generate the MCS file.</p>
<p>The MCS file represents the PROM image which is loaded onto the FPGA at power on. It is generated using the <em>write_cfgmem</em> tool. This section outlines the steps to generate and program the MCS file. Prior to generating the MCS file, ensure your project XDC file sets the following properties. Recommended values are given in the XDC file.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">CONFIG_VOLTAGE</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">CONFIGFALLBACK</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">GENERAL</span><span class="o">.</span><span class="n">COMPRESS</span>
<span class="n">CONFIG_MODE</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">SPI_BUSWIDTH</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">CONFIGRATE</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">EXTMASTERCCLK_EN</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">SPI_FALL_EDGE</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">UNUSEDPIN</span>
<span class="n">BITSTREAM</span><span class="o">.</span><span class="n">CONFIG</span><span class="o">.</span><span class="n">SPI_32BIT_ADDR</span>
</pre></div>
</div>
<p>Use the following command with the parameters outlined in the following table to generate the MCS file.</p>
<p><code class="docutils literal notranslate"><span class="pre">write_cfgmem</span> <span class="pre">-force</span> <span class="pre">-format</span> <span class="pre">mcs</span> <span class="pre">-interface</span> <span class="pre">&lt;interface_type&gt;</span> <span class="pre">-size</span> <span class="pre">&lt;size&gt;</span> <span class="pre">-loadbit</span> <span class="pre">&quot;up</span> <span class="pre">&lt;user_config_region_offset&gt;</span> <span class="pre">&lt;input_file.bit&gt;&quot;</span> <span class="pre">-file</span> <span class="pre">&quot;&lt;output_file.mcs&gt;&quot;</span></code></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>write_cfgmem Parameter</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>interface_type</td>
<td>spix4</td>
</tr>
<tr>
<td>size</td>
<td>256</td>
</tr>
<tr>
<td>user_config_region_offset[1]</td>
<td>0x01002000</td>
</tr>
<tr>
<td>input_file.bit</td>
<td>Filename of the input .bit file</td>
</tr>
<tr>
<td>output_file.mcs</td>
<td>MCS output filename</td>
</tr>
</tbody>
</table><p><strong>TABLE</strong>: write_cfgmem Parameter Settings</p>
<p><em>[1] Address 0x00000000 through 0x01001FFF is a write protected region which holds the card’s golden recovery image and cannot be written to. The user_config_region_offset setting cannot be within this range.</em></p>
<p>For additional details on write_cfgmem, see the <a class="reference external" href="https://docs.xilinx.com/v/u/en-US/ug570-ultrascale-configuration">UltraScale Architecture Configuration User Guide (UG570)</a>.</p>
</div>
<div class="section" id="card-programming">
<h2>Card Programming<a class="headerlink" href="#card-programming" title="Permalink to this heading">¶</a></h2>
<p>After the MCS file has been generated, use one of the following methods to flash the FPGA on the Alveo data center accelerator card.</p>
<div class="section" id="programming-via-vivado-hardware-manager">
<h3>Programming via Vivado Hardware Manager<a class="headerlink" href="#programming-via-vivado-hardware-manager" title="Permalink to this heading">¶</a></h3>
<p>This section details how to flash the Alveo data center accelerator card FPGA using the Vivado hardware manager. Detailed steps for programming the FPGA are outlined in the chapter titled Programming the FPGA Device in the Vivado Design Suite User Guide: Programming and Debugging
(UG908).</p>
<ol class="simple">
<li><p>Connect to the Alveo data center accelerator card using the Vivado hardware manager via the maintenance connector or micro USB port. Details on connecting to the Alveo card through the maintenance connector are provided in the Alveo Debug Kit User Guide (UG1538).</p></li>
<li><p>Right click on device xcvu2p_0, under the <strong>Hardware</strong> window, and select <strong>Add Configuration Device</strong> . Enter “mt25qu02g-spi-x1_x2_x4” in the search bar and select part mt25qu02g-spix1_x2_x4.</p></li>
<li><p>Select OK when prompted “Do you want to program the configuration memory device now?” or right-click the target to select <strong>Program the Configuration Memory Device</strong>.
a. Select the MCS file target.
b. Select Configuration File Only.
c. Click OK.</p></li>
<li><p>After programming has completed, disconnect the card in the hardware manager, power off the server and card, and disconnect the JTAG programming cable from the Alveo accelerator card.</p></li>
<li><p>Perform a cold reboot on the host machine to complete the card update.</p></li>
</ol>
</div>
<div class="section" id="programming-via-xbflash2">
<h3>Programming via xbflash2<a class="headerlink" href="#programming-via-xbflash2" title="Permalink to this heading">¶</a></h3>
<p>This section details how to flash the Alveo data center accelerator card FPGA using the AMD board flash utility (xbflash2). Xbflash2 is a standalone command line utility used to flash a custom Vivado flow MCS image onto an Alveo card or to revert a card running a Vivado design back to its golden image over PCIe. Because it communicates directly with the card through the PCIe BAR, it does not require Xilinx Runtime (XRT) drivers (xocl/xclmgmt) to be installed or a programming cable. For xbflash2 command details, refer to the <a class="reference external" href="https://xilinx.github.io/XRT/master/html/xbflash2.html">xbflash2 command documentation</a>.</p>
<p>To program the card via the xbflash2 utility, a flashed and running design must have a flash controller (via the AXI Quad SPI IP) with proper configurations and mapping to the PCIe BAR.</p>
<p><strong>TIP:</strong> <em>The manufacturing image (sometimes referred to as the golden image) comes pre-installed on new cards with the flash controller incorporated.</em></p>
<p>Use the following to flash a card with xbflash2.</p>
<p><strong>Note:</strong> The following steps assume the UL3524 card has the original manufacturing image installed.</p>
<p>When flashing a card with xbflash2 command, it is necessary to include the offset of the QUAD SPI IP/flash controller. The UL3524 manufacturing image offset is <code class="docutils literal notranslate"><span class="pre">0x1F06000</span></code>.</p>
<p>To flash a card with this offset, use the following command:</p>
<p><code class="docutils literal notranslate"><span class="pre">sudo</span> <span class="pre">xbflash2</span> <span class="pre">program</span> <span class="pre">--spi</span> <span class="pre">--image</span> <span class="pre">&lt;MCS</span> <span class="pre">file&gt;</span> <span class="pre">--bar-offset</span> <span class="pre">0x1F06000</span> <span class="pre">-d</span> <span class="pre">&lt;Mgmt</span> <span class="pre">BDF&gt;</span></code></p>
<p>Where:</p>
<ul class="simple">
<li><p>MCS is the file to flash to the card.</p></li>
<li><p>Mgmt BDF is the Management Bus:Device.Function assigned to the card being programmed.</p></li>
</ul>
<p>After running this command, the new image will be flashed to your card.</p>
<p>Perform a cold reboot on the host machine to complete the card update.</p>
<p>See <a class="reference external" href="https://support.xilinx.com/s/article/Alveo-Updating-Vivado-images-via-PCIe-with-xbflash">Updating Vivado images via PCIe with xbflash</a> for how to incorporate a flash controller in your design to enable xbflash.</p>
</div>
</div>
<div class="section" id="accessing-card-details-via-uart">
<h2>Accessing Card Details via UART<a class="headerlink" href="#accessing-card-details-via-uart" title="Permalink to this heading">¶</a></h2>
<p>To identify information about your card, such as its revision, use the following steps to connect to the card SC via UART.</p>
<p>The following is required:</p>
<ul class="simple">
<li><p>Machine with terminal program</p></li>
<li><p>Micro-B USB cable or ADK2 cable</p></li>
</ul>
<ol>
<li><p>Shut down and unplug power to the machine, and install the card (see Alveo UL3524 Installation Guide UG1584).</p></li>
<li><p>Connect the USB cable between the card (either front or rear USB port) and a laptop running a terminal program.</p></li>
<li><p>Power up the machine.</p></li>
<li><p>Within the terminal program, connect to the serial port attached to the SC:
a. Open the terminal program.
b. Connect to the serial com port using the following settings:
i. 115200 baud
ii. no parity
iii. one stop bit</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span> <span class="o">***</span><span class="n">Note</span><span class="p">:</span> <span class="n">You</span> <span class="n">might</span> <span class="n">have</span> <span class="n">to</span> <span class="k">try</span> <span class="n">several</span> <span class="n">com</span> <span class="n">ports</span> <span class="n">before</span> <span class="n">selecting</span> <span class="n">the</span> <span class="n">correct</span> <span class="n">one</span><span class="o">.***</span>
</pre></div>
</div>
</li>
</ol>
<p>c. After communication is connected, the following is displayed after pressing <strong>Enter</strong>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">--------------------------------------------------------------------</span>
<span class="n">PERIPHERAL</span> <span class="n">TESTS</span> <span class="n">MAIN</span> <span class="n">MENU</span>
<span class="o">--------------------------------------------------------------------</span>
<span class="mi">1</span> <span class="n">Read</span> <span class="n">Temperature</span>
<span class="mi">2</span> <span class="n">Read</span> <span class="n">Voltage</span> <span class="ow">and</span> <span class="n">Current</span>
<span class="mi">3</span> <span class="n">Read</span> <span class="n">Power</span>
<span class="mi">4</span> <span class="n">Read</span> <span class="n">ADC</span> <span class="n">channels</span>
<span class="mi">5</span> <span class="n">Continuous</span> <span class="n">Sensor</span> <span class="n">Data</span> <span class="n">Read</span>
<span class="mi">6</span> <span class="n">Print</span> <span class="n">Board</span> <span class="n">Info</span>
<span class="mi">7</span> <span class="n">Print</span> <span class="n">Limits</span>
<span class="mi">8</span> <span class="n">Configure</span> <span class="n">Limits</span>
<span class="mi">9</span> <span class="n">EEPROM</span> <span class="n">Test</span>
<span class="o">--------------------------------------------------------------------</span>
</pre></div>
</div>
<p>Enter Option:
d. Enter <code class="docutils literal notranslate"><span class="pre">6</span></code> to display the board information. It will display an output similar to the following.
Card details, such as board Rev and base MAC address (MAC0), will be displayed.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">------------------------------------------------</span>
<span class="n">Product</span> <span class="n">Name</span> <span class="p">:</span> <span class="n">ALVEO</span> <span class="n">UL3524</span>
<span class="n">Board</span> <span class="n">Rev</span> <span class="p">:</span> <span class="n">C</span>
<span class="n">Board</span> <span class="n">Serial</span> <span class="p">:</span> <span class="n">xxxxxxxxxxxx</span>
<span class="n">Num</span> <span class="n">of</span> <span class="n">MAC</span> <span class="n">ID</span><span class="s1">&#39;s (HEX): 64</span>
<span class="n">Board</span> <span class="n">MAC0</span> <span class="p">:</span> <span class="mi">00</span><span class="p">:</span><span class="n">xx</span><span class="p">:</span><span class="n">xx</span><span class="p">:</span><span class="n">xx</span><span class="p">:</span><span class="n">xx</span><span class="p">:</span><span class="n">x</span>
<span class="n">EEPROM</span> <span class="n">Version</span> <span class="p">:</span> <span class="mf">3.0</span>
<span class="n">Board</span> <span class="n">A</span><span class="o">/</span><span class="n">P</span> <span class="p">:</span> <span class="n">P</span>
<span class="n">Board</span> <span class="n">Config</span> <span class="p">:</span> <span class="mi">07</span>
<span class="n">PCIe</span> <span class="n">Info</span> <span class="p">:</span> <span class="mi">10</span><span class="n">ee</span><span class="p">,</span> <span class="mi">5098</span><span class="p">,</span> <span class="mi">10</span><span class="n">ee</span><span class="p">,</span> <span class="mi">000</span><span class="n">e</span>
<span class="n">UUID</span> <span class="p">:</span> <span class="n">eda66f4a</span><span class="o">-</span><span class="n">c6a3</span><span class="o">-</span><span class="mi">3</span><span class="n">d4a</span><span class="o">-</span><span class="mi">9</span><span class="n">d40</span><span class="o">-</span><span class="n">db14ce957087</span>
<span class="n">Memory</span> <span class="n">Size</span> <span class="p">:</span> <span class="mi">16</span><span class="n">G</span>
<span class="n">MFG</span> <span class="n">DATE</span> <span class="p">:</span> <span class="mi">0</span><span class="n">b57d6</span>
<span class="n">PART</span> <span class="n">NUM</span> <span class="p">:</span> <span class="mi">05107</span><span class="o">-</span><span class="mi">01</span>
<span class="n">OEM</span> <span class="n">ID</span> <span class="p">:</span> <span class="mi">000010</span><span class="n">da</span>
<span class="n">FW</span> <span class="n">Ver</span> <span class="p">:</span> <span class="mf">10.1.6</span>
<span class="n">BSL</span> <span class="n">vendor</span> <span class="n">ver</span> <span class="p">:</span> <span class="mi">0100</span>
<span class="n">BSL</span> <span class="n">CI</span> <span class="n">ver</span> <span class="p">:</span> <span class="mi">0400</span>
<span class="n">BSL</span> <span class="n">API</span> <span class="n">ver</span> <span class="p">:</span> <span class="mi">0800</span>
<span class="n">BSL</span> <span class="n">PI</span> <span class="n">ver</span> <span class="p">:</span> <span class="mi">0600</span>
<span class="n">BSL</span> <span class="n">build</span> <span class="n">ID</span> <span class="p">:</span> <span class="mi">0016</span>
<span class="o">------------------------------------------------</span>
</pre></div>
</div>
</div>
<div class="section" id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading">¶</a></h2>
<p>For additional documentation, please refer to the <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/alveo/ul3524.html">UL3524 product page</a> and the <a class="reference external" href="https://www.xilinx.com/member/ull-ea.html">UL3524 Lounge</a>.</p>
<p>For support, contact your FAE or refer to support resources at: <a class="reference external" href="https://support.xilinx.com">https://support.xilinx.com</a></p>
<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p><p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p></div>
</div>


           </div>
          </div>
          
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="programming_the_device.html" class="btn btn-neutral float-left" title="Programming the Device" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on September 28, 2023.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>