0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x02
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x02
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0030: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x003d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0042: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0045: mov_imm:
	regs[5] = 0x9d7bec5b, opcode= 0x0a
0x004b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x004e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0051: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x02
0x005a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x005d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0060: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0063: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x006a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x006f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0078: mov_imm:
	regs[5] = 0xc3309ffe, opcode= 0x0a
0x007e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0081: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x02
0x008a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0090: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0096: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x009a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x009f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00b4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x00b7: mov_imm:
	regs[5] = 0xfeda431, opcode= 0x0a
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00c0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00db: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00de: mov_imm:
	regs[5] = 0x7b67b715, opcode= 0x0a
0x00e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0108: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x010b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0114: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x011a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x011d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0126: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0129: mov_imm:
	regs[5] = 0x4130017a, opcode= 0x0a
0x012f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0138: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x013b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x013e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0147: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x014a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x014d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0156: mov_imm:
	regs[5] = 0x2342851e, opcode= 0x0a
0x015c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x015f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0162: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x02
0x016e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0174: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0177: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0183: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0186: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0189: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x018f: mov_imm:
	regs[5] = 0x265112e2, opcode= 0x0a
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x01c2: mov_imm:
	regs[5] = 0xf9a3363c, opcode= 0x0a
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01d1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01da: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01e0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01e6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01ef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01fe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0201: mov_imm:
	regs[5] = 0x6ac1f694, opcode= 0x0a
0x0207: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x020a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x020d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0216: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0225: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0228: mov_imm:
	regs[5] = 0xcf88933b, opcode= 0x0a
0x022e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0237: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0258: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x025e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0261: mov_imm:
	regs[5] = 0xe52d53f5, opcode= 0x0a
0x0267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0270: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0273: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x02
0x027c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x027f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0294: mov_imm:
	regs[5] = 0xa8b7c69c, opcode= 0x0a
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02d3: mov_imm:
	regs[5] = 0x62c657d1, opcode= 0x0a
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0300: mov_imm:
	regs[5] = 0xe5627bed, opcode= 0x0a
0x0306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0309: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x030c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0327: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x033f: mov_imm:
	regs[5] = 0xa2d8ff4a, opcode= 0x0a
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x034b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x034e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0351: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0354: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x035a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x035d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0366: mov_imm:
	regs[5] = 0x577f2863, opcode= 0x0a
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0375: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x02
0x038a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x038d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x02
0x039c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x03ab: mov_imm:
	regs[5] = 0x9990035b, opcode= 0x0a
0x03b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x03b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x03d2: mov_imm:
	regs[5] = 0xdedcab3, opcode= 0x0a
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x03de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0405: mov_imm:
	regs[5] = 0x363595dd, opcode= 0x0a
0x040b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0414: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0417: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x041a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x041d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0420: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0423: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x042c: mov_imm:
	regs[5] = 0x83810fdf, opcode= 0x0a
0x0432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0436: jmp_imm:
	pc += 0x1, opcode= 0x02
0x043b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x043e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x02
0x044a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0450: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0459: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0468: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x046e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0471: mov_imm:
	regs[5] = 0x1765636f, opcode= 0x0a
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x048c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0498: mov_imm:
	regs[5] = 0xc8fac8b2, opcode= 0x0a
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04d4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04e9: mov_imm:
	regs[5] = 0x40caa2e0, opcode= 0x0a
0x04ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0507: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x050a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x050d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0510: mov_imm:
	regs[5] = 0xa876445b, opcode= 0x0a
0x0516: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0534: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0552: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x02
0x055e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0561: mov_imm:
	regs[5] = 0x735aa4b9, opcode= 0x0a
0x0567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x056a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x056d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0576: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0579: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x057c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x057f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0588: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x058e: mov_imm:
	regs[5] = 0x62055522, opcode= 0x0a
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x02
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05a3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x05d9: mov_imm:
	regs[5] = 0x98cca3a9, opcode= 0x0a
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05e8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x060c: mov_imm:
	regs[5] = 0xd6b72452, opcode= 0x0a
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x02
0x061b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x061e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x02
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x02
0x064e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0651: mov_imm:
	regs[5] = 0x6cf295e7, opcode= 0x0a
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0666: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x066f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0675: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0679: jmp_imm:
	pc += 0x1, opcode= 0x02
0x067e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0681: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0684: mov_imm:
	regs[5] = 0x99d491fa, opcode= 0x0a
0x068a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x068d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06ae: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06b7: mov_imm:
	regs[5] = 0xb8bb88db, opcode= 0x0a
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06f0: mov_imm:
	regs[5] = 0xe3f80174, opcode= 0x0a
0x06f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06f9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0708: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0711: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0714: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x071a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x071d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0726: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0729: mov_imm:
	regs[5] = 0xdeff17da, opcode= 0x0a
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x073e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0744: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0747: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x074a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x074d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0756: mov_imm:
	regs[5] = 0x90283785, opcode= 0x0a
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x076e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x02
0x077a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x077d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0786: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0792: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0795: mov_imm:
	regs[5] = 0xc596355, opcode= 0x0a
0x079b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x07a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07c2: mov_imm:
	regs[5] = 0xa6f3c5a0, opcode= 0x0a
0x07c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07cb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0801: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x02
0x080a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x080d: mov_imm:
	regs[5] = 0x809a398b, opcode= 0x0a
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0819: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0822: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0825: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0828: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x082b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0834: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0837: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x083a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x083d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0840: mov_imm:
	regs[5] = 0x21a804df, opcode= 0x0a
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x02
0x084c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x084f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0858: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0864: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x086a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x086d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0876: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x087f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0882: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0885: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0888: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0891: mov_imm:
	regs[5] = 0x471616bb, opcode= 0x0a
0x0897: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08a0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08ca: mov_imm:
	regs[5] = 0x3f2d09b9, opcode= 0x0a
0x08d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08f4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0900: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0903: mov_imm:
	regs[5] = 0x10b98636, opcode= 0x0a
0x0909: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x090c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x090f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0912: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0915: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0918: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x091b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0924: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0927: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x092a: mov_imm:
	regs[5] = 0xbfb521bb, opcode= 0x0a
0x0930: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0933: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x02
0x093c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0942: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0948: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0951: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0954: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0957: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x095a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x095d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0966: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0969: mov_imm:
	regs[5] = 0x8892e7e5, opcode= 0x0a
0x096f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0975: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0978: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x097b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0987: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x098a: mov_imm:
	regs[5] = 0x9fefa160, opcode= 0x0a
0x0990: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0999: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x099c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09a8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09ab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09c6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09cf: mov_imm:
	regs[5] = 0xfaf88d5b, opcode= 0x0a
0x09d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09d8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x09fc: mov_imm:
	regs[5] = 0x8e833e34, opcode= 0x0a
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a0e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a1d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a32: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a38: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a41: mov_imm:
	regs[5] = 0x33ea77fe, opcode= 0x0a
0x0a47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a56: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a74: mov_imm:
	regs[5] = 0x34e0a0e0, opcode= 0x0a
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a9b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0aa1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0aa4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0aa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ab3: mov_imm:
	regs[5] = 0xcd557189, opcode= 0x0a
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ac2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ac5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ace: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ad1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ad4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ad7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ada: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ae3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ae6: mov_imm:
	regs[5] = 0xef363ded, opcode= 0x0a
0x0aec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0af2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0af8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0afe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b01: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b2b: mov_imm:
	regs[5] = 0x15318480, opcode= 0x0a
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b55: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b5e: mov_imm:
	regs[5] = 0x9c49706a, opcode= 0x0a
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b80: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b9a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b9d: mov_imm:
	regs[5] = 0xdf048858, opcode= 0x0a
0x0ba3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ba6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ba9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0baf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bb5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bc1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0bc4: mov_imm:
	regs[5] = 0x44a7fc10, opcode= 0x0a
0x0bca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0bd0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0bd6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0bdc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bdf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0beb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bf4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c00: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c03: mov_imm:
	regs[5] = 0x9ea08d6d, opcode= 0x0a
0x0c09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c12: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c15: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c18: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c21: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c2a: mov_imm:
	regs[5] = 0x62157597, opcode= 0x0a
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c63: mov_imm:
	regs[5] = 0xb5fc4b52, opcode= 0x0a
0x0c69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c93: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c9c: mov_imm:
	regs[5] = 0x826f9787, opcode= 0x0a
0x0ca2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ca5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ca8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0cae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0cb7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cd5: mov_imm:
	regs[5] = 0x8e4fe643, opcode= 0x0a
0x0cdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cde: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ce4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d08: mov_imm:
	regs[5] = 0x53cc144c, opcode= 0x0a
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d4d: mov_imm:
	regs[5] = 0x38c7a3a5, opcode= 0x0a
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d5c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d5f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d68: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d83: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d86: mov_imm:
	regs[5] = 0xaa5aa50, opcode= 0x0a
0x0d8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d95: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d9e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0daa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0db6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0db9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0dbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0dc2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0dc8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0dcb: mov_imm:
	regs[5] = 0x6f1314a, opcode= 0x0a
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dda: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ddd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0de0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0de9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0def: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0df2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0df5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0df8: mov_imm:
	regs[5] = 0x50937f8d, opcode= 0x0a
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e16: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e2e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e3d: mov_imm:
	regs[5] = 0x95e2c68b, opcode= 0x0a
0x0e43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e46: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e49: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e64: mov_imm:
	regs[5] = 0x66da278b, opcode= 0x0a
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e76: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e7f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ea9: mov_imm:
	regs[5] = 0x5242bcd1, opcode= 0x0a
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0eb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0eb8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ebb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ec1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ec7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ed0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ed9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0edc: mov_imm:
	regs[5] = 0xe11ab916, opcode= 0x0a
0x0ee2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0efa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0efd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f1b: mov_imm:
	regs[5] = 0xc1e170aa, opcode= 0x0a
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f45: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f4e: mov_imm:
	regs[5] = 0x20fb7cfd, opcode= 0x0a
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f87: mov_imm:
	regs[5] = 0x6adabfe2, opcode= 0x0a
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fa5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0fa8: mov_imm:
	regs[5] = 0x3f53ffc3, opcode= 0x0a
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fb7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fc6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fd5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fe7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ff0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ff9: mov_imm:
	regs[5] = 0x80ec05ed, opcode= 0x0a
0x0fff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1008: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x100b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x100e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1014: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1017: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x101a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x101d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1020: mov_imm:
	regs[5] = 0x21f933f5, opcode= 0x0a
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x02
0x102c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1035: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x02
0x103e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1044: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1050: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1053: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1056: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1059: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x105c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1068: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x106b: mov_imm:
	regs[5] = 0x851d797d, opcode= 0x0a
0x1071: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x02
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1083: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1086: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1089: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x108c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x108f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1098: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10a1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10a4: mov_imm:
	regs[5] = 0xde7303e0, opcode= 0x0a
0x10aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10ad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x10d1: mov_imm:
	regs[5] = 0xa6279ec4, opcode= 0x0a
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10f5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10f8: mov_imm:
	regs[5] = 0x9bae1f95, opcode= 0x0a
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1104: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1107: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x110a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1110: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x02
0x111c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x111f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1122: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1125: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1128: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1131: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1134: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x02
0x113d: mov_imm:
	regs[5] = 0x422e59c4, opcode= 0x0a
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1149: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x114c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x114f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1152: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x02
0x115b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x115e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1167: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1170: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1173: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1176: mov_imm:
	regs[5] = 0xe5659e8c, opcode= 0x0a
0x117c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1185: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1188: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x118e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1194: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1197: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x119a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x119d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11a0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x11af: mov_imm:
	regs[5] = 0xeae13784, opcode= 0x0a
0x11b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11b8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x11bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11d3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x11d6: mov_imm:
	regs[5] = 0x75c2d852, opcode= 0x0a
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11f7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1200: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1203: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x02
0x120c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1215: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1218: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x121b: mov_imm:
	regs[5] = 0xf9651a91, opcode= 0x0a
0x1221: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1224: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x02
0x122d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1236: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1242: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x124b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x124e: mov_imm:
	regs[5] = 0x6f2331de, opcode= 0x0a
0x1254: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1257: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1260: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1272: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1275: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1278: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x127b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x127e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1281: mov_imm:
	regs[5] = 0x32395e80, opcode= 0x0a
0x1287: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1290: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1293: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1296: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1299: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x129f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12ab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x12ae: mov_imm:
	regs[5] = 0xaf244407, opcode= 0x0a
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12e7: mov_imm:
	regs[5] = 0x7c069161, opcode= 0x0a
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x130e: mov_imm:
	regs[5] = 0xd5da2433, opcode= 0x0a
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x02
0x132c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1347: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1359: mov_imm:
	regs[5] = 0x2daea376, opcode= 0x0a
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1377: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1380: mov_imm:
	regs[5] = 0x3231ca74, opcode= 0x0a
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1392: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x02
0x139e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13c5: mov_imm:
	regs[5] = 0xee1807cc, opcode= 0x0a
0x13cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13d4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13e9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x13ec: mov_imm:
	regs[5] = 0xcd8540a1, opcode= 0x0a
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1410: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1413: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1416: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1419: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x141c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1425: mov_imm:
	regs[5] = 0xeb4ad86b, opcode= 0x0a
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x02
0x143d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1440: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1458: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1461: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1464: mov_imm:
	regs[5] = 0x2def1b5, opcode= 0x0a
0x146a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x146d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1470: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1476: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1482: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1485: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x02
0x148e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1497: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x149a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x149d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14a6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14a9: mov_imm:
	regs[5] = 0xa3778bf5, opcode= 0x0a
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14b8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14dc: mov_imm:
	regs[5] = 0x2b474a9a, opcode= 0x0a
0x14e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x14e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1500: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1509: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x150f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1512: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1515: mov_imm:
	regs[5] = 0x5072a9f0, opcode= 0x0a
0x151b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x151e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1521: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x02
0x152a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x152d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1530: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1533: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1536: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1539: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x153c: mov_imm:
	regs[5] = 0xc1220e98, opcode= 0x0a
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1548: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1551: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1554: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1560: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x02
0x156c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1572: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1575: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1578: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x157b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1584: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1587: mov_imm:
	regs[5] = 0xbb9c4092, opcode= 0x0a
0x158d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1596: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1599: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x159c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x159f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15ab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15ae: mov_imm:
	regs[5] = 0xebae30ac, opcode= 0x0a
0x15b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15de: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x15e7: mov_imm:
	regs[5] = 0x53669d80, opcode= 0x0a
0x15ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15f0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x15f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1602: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1605: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1608: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1611: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1614: mov_imm:
	regs[5] = 0x26ab5063, opcode= 0x0a
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x161d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x162c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1638: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x163b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x163e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x02
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1650: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1659: mov_imm:
	regs[5] = 0x4f6c0acb, opcode= 0x0a
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x02
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1683: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1686: mov_imm:
	regs[5] = 0x905b822, opcode= 0x0a
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1692: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x02
0x169e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16c8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16d1: mov_imm:
	regs[5] = 0xa457cc33, opcode= 0x0a
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16fb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x16fe: mov_imm:
	regs[5] = 0x746f5cc4, opcode= 0x0a
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x02
0x170a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x170d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1710: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1716: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x171c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x171f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1722: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x02
0x172b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x172e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1731: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x02
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1743: mov_imm:
	regs[5] = 0x98f196b2, opcode= 0x0a
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x175e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1761: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1764: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x176a: mov_imm:
	regs[5] = 0x806e25cf, opcode= 0x0a
0x1770: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1773: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1776: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x177c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1782: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x02
0x178b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x178e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1791: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1794: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1797: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x179a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x179d: mov_imm:
	regs[5] = 0x1df3d773, opcode= 0x0a
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17ac: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17af: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x17ca: mov_imm:
	regs[5] = 0x48620743, opcode= 0x0a
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17d9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x17dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17f4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1809: mov_imm:
	regs[5] = 0xa7c922ec, opcode= 0x0a
0x180f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1812: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1815: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x02
0x182d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1830: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1836: mov_imm:
	regs[5] = 0x772bbd18, opcode= 0x0a
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x183f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1842: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1848: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1854: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1857: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x185a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x185d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1869: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1872: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1875: mov_imm:
	regs[5] = 0x9f9ccc2, opcode= 0x0a
0x187b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x187e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1881: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x02
0x188a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x188d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1890: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1893: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1899: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x189c: mov_imm:
	regs[5] = 0x221df24b, opcode= 0x0a
0x18a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18a5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x18b4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18ba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18bd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x18d5: mov_imm:
	regs[5] = 0x189e930c, opcode= 0x0a
0x18db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18de: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18e7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18ea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18fc: mov_imm:
	regs[5] = 0xcc63e636, opcode= 0x0a
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1908: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x190b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x190e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1914: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x191a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x191d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1920: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1923: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1926: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x192a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x192f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1932: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1935: mov_imm:
	regs[5] = 0xf77b4886, opcode= 0x0a
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1941: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1944: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x02
0x194d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1950: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1959: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1962: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x02
0x196b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x196e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1971: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1974: mov_imm:
	regs[5] = 0x793aa560, opcode= 0x0a
0x197a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x197d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1986: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x198c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1992: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x02
0x199b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x19b9: mov_imm:
	regs[5] = 0x573c68d5, opcode= 0x0a
0x19bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19ce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19dd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x19e0: mov_imm:
	regs[5] = 0x571e1f2a, opcode= 0x0a
0x19e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19e9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x19ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x19f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19fe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a07: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a10: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a1c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a1f: mov_imm:
	regs[5] = 0x3df2d2d7, opcode= 0x0a
0x1a25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a28: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a31: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a3a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a49: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a4f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a58: mov_imm:
	regs[5] = 0xc305ec4d, opcode= 0x0a
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a67: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a6a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a70: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1aa0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1aa3: mov_imm:
	regs[5] = 0xf2374aa4, opcode= 0x0a
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1aaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ab2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ab5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1aca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1acd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ad9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ae2: mov_imm:
	regs[5] = 0x7b7891cd, opcode= 0x0a
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1af1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1af4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b00: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b03: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b21: mov_imm:
	regs[5] = 0x490dda16, opcode= 0x0a
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b39: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b45: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b48: mov_imm:
	regs[5] = 0x98aa7e58, opcode= 0x0a
0x1b4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b60: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b6c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b90: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b93: mov_imm:
	regs[5] = 0x9e54e839, opcode= 0x0a
0x1b99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b9c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b9f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ba2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ba5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ba8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bb1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bba: mov_imm:
	regs[5] = 0xb32d6ef, opcode= 0x0a
0x1bc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bc9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1bd8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bde: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1be1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1be4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1be7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bf0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bf6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1bf9: mov_imm:
	regs[5] = 0x2dad331c, opcode= 0x0a
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c0e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c11: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c2f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c38: mov_imm:
	regs[5] = 0x7c0f162d, opcode= 0x0a
0x1c3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c44: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c5a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c71: mov_imm:
	regs[5] = 0xf8cd74b7, opcode= 0x0a
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c80: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c83: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c8c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ca7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1caa: mov_imm:
	regs[5] = 0xcb06d595, opcode= 0x0a
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cb4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cb9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1cbc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cd7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1cda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ce3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ce6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ce9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cf2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1cf5: mov_imm:
	regs[5] = 0xc0db5edb, opcode= 0x0a
0x1cfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d0e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d2b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d2e: mov_imm:
	regs[5] = 0x55a9d195, opcode= 0x0a
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d3d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d46: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d4c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d52: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d55: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d5e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d67: mov_imm:
	regs[5] = 0x91f7a429, opcode= 0x0a
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d91: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d94: mov_imm:
	regs[5] = 0x842d9685, opcode= 0x0a
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1db5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1db8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1dcd: mov_imm:
	regs[5] = 0xf3b55605, opcode= 0x0a
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ddc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ddf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1de8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e00: mov_imm:
	regs[5] = 0xbdf09615, opcode= 0x0a
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e09: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e0c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e12: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e21: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e3c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e42: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e45: mov_imm:
	regs[5] = 0x4ab10b07, opcode= 0x0a
0x1e4c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e5a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e5d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e60: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e78: mov_imm:
	regs[5] = 0x6930fd95, opcode= 0x0a
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e90: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e96: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e9c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e9f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ea5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1eb7: mov_imm:
	regs[5] = 0x9a17ff7d, opcode= 0x0a
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ec3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ecc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ed8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1eed: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ef0: mov_imm:
	regs[5] = 0xb6bcee54, opcode= 0x0a
0x1ef6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ef9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1efc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f0e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f1a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f29: mov_imm:
	regs[5] = 0x85ce808, opcode= 0x0a
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f38: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f44: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f5f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f62: mov_imm:
	regs[5] = 0xa3211f68, opcode= 0x0a
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f77: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f7a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f80: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f8f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f98: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1faa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1fad: mov_imm:
	regs[5] = 0xc69ae844, opcode= 0x0a
0x1fb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fb6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1fb9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fc5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fd1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1fd4: mov_imm:
	regs[5] = 0x711bd484, opcode= 0x0a
0x1fda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fdd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1fe0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ff2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ff5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ff8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ffb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ffe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2007: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x200a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x200d: mov_imm:
	regs[5] = 0xd4aeb158, opcode= 0x0a
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2019: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2022: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2025: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2028: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2031: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2034: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2037: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x203a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x02
0x204c: mov_imm:
	regs[5] = 0xfd58f5df, opcode= 0x0a
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2055: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2058: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x205e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2064: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2067: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2070: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2073: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2076: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x207a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x207f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2082: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2085: mov_imm:
	regs[5] = 0x74679382, opcode= 0x0a
0x208b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x208e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x02
0x209a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x209d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20b5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x20b8: mov_imm:
	regs[5] = 0x507361f0, opcode= 0x0a
0x20be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20c1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x20c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20d9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20ee: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x20f1: mov_imm:
	regs[5] = 0xd7b953ed, opcode= 0x0a
0x20f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2100: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2103: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x02
0x210c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2115: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2118: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x211b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2124: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2127: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x212a: mov_imm:
	regs[5] = 0xe6abfcc3, opcode= 0x0a
0x2130: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2139: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2142: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2148: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x214e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2151: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2154: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2157: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x215a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2163: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2166: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2169: mov_imm:
	regs[5] = 0x2e4ab407, opcode= 0x0a
0x216f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2172: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x02
0x217b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2184: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2187: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2190: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2193: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2196: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21a2: mov_imm:
	regs[5] = 0x33ba28f5, opcode= 0x0a
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21d2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21d5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21e4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21ed: mov_imm:
	regs[5] = 0x683d2f71, opcode= 0x0a
0x21f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21ff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2211: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2217: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x221a: mov_imm:
	regs[5] = 0x11b10030, opcode= 0x0a
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2226: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2229: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x222c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2232: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2238: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x223b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x223e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2247: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x224a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x224d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2256: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2259: mov_imm:
	regs[5] = 0x3398819a, opcode= 0x0a
0x225f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2262: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2268: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x226b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x226e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2277: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x227a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2280: mov_imm:
	regs[5] = 0xd400d5d0, opcode= 0x0a
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2289: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x229b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x22bf: mov_imm:
	regs[5] = 0x5ca9481, opcode= 0x0a
0x22c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22f8: mov_imm:
	regs[5] = 0xc5f9cbde, opcode= 0x0a
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2307: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x230a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2310: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x231f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2325: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2328: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x232b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x232e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2331: mov_imm:
	regs[5] = 0x12e04515, opcode= 0x0a
0x2337: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x233a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x233d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2340: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2343: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x02
0x234c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x234f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2352: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x02
0x235b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2364: mov_imm:
	regs[5] = 0x9dbbebb7, opcode= 0x0a
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2379: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x237c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2382: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2397: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x239a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x239d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23a0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x23a3: mov_imm:
	regs[5] = 0x967a2c16, opcode= 0x0a
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23b2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23e5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23e8: mov_imm:
	regs[5] = 0xcb141ae0, opcode= 0x0a
0x23ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23f1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2400: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2406: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2409: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x240c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2415: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2418: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2421: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2424: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x02
0x242d: mov_imm:
	regs[5] = 0x77983f42, opcode= 0x0a
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2439: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x243c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x243f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2442: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x02
0x244b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x244e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2457: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x245a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x245d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2460: mov_imm:
	regs[5] = 0x1638722f, opcode= 0x0a
0x2466: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x246f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2478: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2484: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2490: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2493: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x02
0x249c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x249f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24ab: mov_imm:
	regs[5] = 0x1d16a1ed, opcode= 0x0a
0x24b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x24b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24c0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x24d8: mov_imm:
	regs[5] = 0x65e5c9c0, opcode= 0x0a
0x24de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x24ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24fc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2505: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2508: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x250b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x250e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2511: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x02
0x251a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x251d: mov_imm:
	regs[5] = 0x3fa4ae6c, opcode= 0x0a
0x2523: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x02
0x252c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x252f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2532: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2535: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2538: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x253b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x253e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2547: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x254a: mov_imm:
	regs[5] = 0xe5d194fd, opcode= 0x0a
0x2550: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2553: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2556: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x255c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2568: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x256b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x256e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2571: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2574: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2577: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2583: mov_imm:
	regs[5] = 0xfd148ea3, opcode= 0x0a
0x2589: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x258c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x258f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2598: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x259c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25ad: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25b6: mov_imm:
	regs[5] = 0xe6e1a6ce, opcode= 0x0a
0x25bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25bf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x25ef: mov_imm:
	regs[5] = 0x9fd21b32, opcode= 0x0a
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2607: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2610: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2613: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2616: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x261f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2628: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2631: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2634: mov_imm:
	regs[5] = 0x5281f41c, opcode= 0x0a
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2640: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2643: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x02
0x264c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2652: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2658: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x265b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2667: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x266a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x266d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2676: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x267a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x267f: mov_imm:
	regs[5] = 0x414da5a8, opcode= 0x0a
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x02
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2697: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x269a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26af: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26bb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x26be: mov_imm:
	regs[5] = 0x63be88c0, opcode= 0x0a
0x26c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26c7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26d6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26d9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26ee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26f7: mov_imm:
	regs[5] = 0x990b6a11, opcode= 0x0a
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2703: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2706: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x270f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2718: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x271b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x271e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2727: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2730: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2733: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2736: mov_imm:
	regs[5] = 0x32787eb9, opcode= 0x0a
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2745: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x02
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x02
0x275a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2760: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2763: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2766: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x276f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2778: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x277b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x277e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2781: mov_imm:
	regs[5] = 0x3af4bf6d, opcode= 0x0a
0x2787: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x278a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2793: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2796: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2799: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x279c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x279f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27b4: mov_imm:
	regs[5] = 0x4fab94a8, opcode= 0x0a
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27c3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27d8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27ee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27f6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27ff: mov_imm:
	regs[5] = 0x3655c87e, opcode= 0x0a
0x2805: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2808: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x280b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x280e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2811: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2814: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2817: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2820: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2823: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x02
0x282c: mov_imm:
	regs[5] = 0x74095168, opcode= 0x0a
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x283b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x283e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x02
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2853: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2856: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2859: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x285c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x285f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2862: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2865: mov_imm:
	regs[5] = 0xe30b8c52, opcode= 0x0a
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2871: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x02
0x287a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x287d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2880: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2889: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x288f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2892: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2898: mov_imm:
	regs[5] = 0xf014895d, opcode= 0x0a
0x289e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28a1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x28d1: mov_imm:
	regs[5] = 0x6e3ab61f, opcode= 0x0a
0x28d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28da: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2904: mov_imm:
	regs[5] = 0x264e1f49, opcode= 0x0a
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2919: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x292b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x292e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2931: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2934: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2937: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x293a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x293d: mov_imm:
	regs[5] = 0x450ae5cf, opcode= 0x0a
0x2943: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2946: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2949: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x294c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2955: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2958: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x295b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x295e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2961: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2964: mov_imm:
	regs[5] = 0x6b47703b, opcode= 0x0a
0x296a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2970: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2976: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x297c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2985: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2988: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x298b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x298e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2991: mov_imm:
	regs[5] = 0x22ac66bf, opcode= 0x0a
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x02
0x299d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29a0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x29a3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29a6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29af: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29bb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x29be: mov_imm:
	regs[5] = 0xf9714163, opcode= 0x0a
0x29c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29cd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x29d0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29d6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x29dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29df: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29f7: mov_imm:
	regs[5] = 0x32f017c2, opcode= 0x0a
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a00: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a03: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a06: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a0f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a15: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a18: mov_imm:
	regs[5] = 0xd6c1b9cf, opcode= 0x0a
0x2a1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a21: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a24: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a2a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a33: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a54: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a57: mov_imm:
	regs[5] = 0x4294ab3e, opcode= 0x0a
0x2a5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a66: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a6f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a7b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a84: mov_imm:
	regs[5] = 0x55413308, opcode= 0x0a
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a96: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2aa2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2aa5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2aa8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2aab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2aae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ab1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ab4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ab7: mov_imm:
	regs[5] = 0x5ada8dfd, opcode= 0x0a
0x2abd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ac0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ac3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ad8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2adb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ade: mov_imm:
	regs[5] = 0x8c195666, opcode= 0x0a
0x2ae4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ae7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2afc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2aff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b14: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b1a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b1d: mov_imm:
	regs[5] = 0xc3916cd7, opcode= 0x0a
0x2b23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b41: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b4d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b50: mov_imm:
	regs[5] = 0x9f6e194d, opcode= 0x0a
0x2b56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b59: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b5c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b62: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b71: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b8c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b92: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b95: mov_imm:
	regs[5] = 0x5284a9ff, opcode= 0x0a
0x2b9c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ba1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2baa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bad: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bb0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bb9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2bbf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2bc2: mov_imm:
	regs[5] = 0xd28a38d0, opcode= 0x0a
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bda: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2be0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bfe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c0d: mov_imm:
	regs[5] = 0x3e383c61, opcode= 0x0a
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c22: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c25: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c28: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c37: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c43: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c46: mov_imm:
	regs[5] = 0xae7f9a84, opcode= 0x0a
0x2c4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c4f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c52: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c58: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c5e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c61: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c6a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c76: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c79: mov_imm:
	regs[5] = 0x940e9019, opcode= 0x0a
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c88: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c8b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c8e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c9d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ca0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ca3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ca6: mov_imm:
	regs[5] = 0xfb488e04, opcode= 0x0a
0x2cac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2caf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2cb8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cd6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2cd9: mov_imm:
	regs[5] = 0x9f2df041, opcode= 0x0a
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ce2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ce5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ce8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ceb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d06: mov_imm:
	regs[5] = 0x750e3f8a, opcode= 0x0a
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d24: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d39: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d4e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d5a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d5d: mov_imm:
	regs[5] = 0x4a61f3e4, opcode= 0x0a
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d72: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d7b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d84: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d93: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d99: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d9c: mov_imm:
	regs[5] = 0x3c380eaf, opcode= 0x0a
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2da8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2dab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dc0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dd8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2de1: mov_imm:
	regs[5] = 0xdbc53353, opcode= 0x0a
0x2de7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ded: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e05: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e1a: mov_imm:
	regs[5] = 0x3ce69620, opcode= 0x0a
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e32: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e38: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e56: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e5f: mov_imm:
	regs[5] = 0x26392651, opcode= 0x0a
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e9e: mov_imm:
	regs[5] = 0x7e31ae5, opcode= 0x0a
0x2ea4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ead: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2eb0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ed7: mov_imm:
	regs[5] = 0x5f2494ee, opcode= 0x0a
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ee6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ee9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2eec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2eef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ef8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f01: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f10: mov_imm:
	regs[5] = 0xf4a295b, opcode= 0x0a
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f1f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f22: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f4f: mov_imm:
	regs[5] = 0x4f1ce268, opcode= 0x0a
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f5e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f82: mov_imm:
	regs[5] = 0x9a20c67, opcode= 0x0a
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2fb5: mov_imm:
	regs[5] = 0x2c3b7286, opcode= 0x0a
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fee: mov_imm:
	regs[5] = 0x4c5d9c6d, opcode= 0x0a
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x301b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3027: mov_imm:
	regs[5] = 0xc52d8ff0, opcode= 0x0a
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3030: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x303c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3040: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x02
0x304e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3052: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3057: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x305a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3066: mov_imm:
	regs[5] = 0xa6658e92, opcode= 0x0a
0x306c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3075: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3078: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x30a5: mov_imm:
	regs[5] = 0x3518558f, opcode= 0x0a
0x30ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30de: mov_imm:
	regs[5] = 0x81a900, opcode= 0x0a
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30f6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3105: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x02
0x311a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x311d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3126: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3129: mov_imm:
	regs[5] = 0xf4f50d28, opcode= 0x0a
0x312f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3132: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x02
0x313b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x313e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x314a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x314d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3153: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3156: mov_imm:
	regs[5] = 0x6deabc6a, opcode= 0x0a
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3168: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x316e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3174: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3177: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3183: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x02
0x318c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x02
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31a1: mov_imm:
	regs[5] = 0xece11ff3, opcode= 0x0a
0x31a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31cb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31d7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31da: mov_imm:
	regs[5] = 0xc28a8bcb, opcode= 0x0a
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31e9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31fe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x320d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3216: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3219: mov_imm:
	regs[5] = 0xaf7456d, opcode= 0x0a
0x321f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3228: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x322b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x322e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3243: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3246: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3249: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3252: mov_imm:
	regs[5] = 0x306b2699, opcode= 0x0a
0x3258: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x325b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x325e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3264: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x326a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3273: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3276: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3279: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3282: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3288: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x328b: mov_imm:
	regs[5] = 0x79041d86, opcode= 0x0a
0x3291: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3294: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32b2: mov_imm:
	regs[5] = 0xd36e845a, opcode= 0x0a
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32c1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32e2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32e8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32eb: mov_imm:
	regs[5] = 0x2062491, opcode= 0x0a
0x32f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32f4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3306: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3315: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x331e: mov_imm:
	regs[5] = 0xe19cd4c4, opcode= 0x0a
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x02
0x332a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x332d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3330: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3336: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x333c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x333f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x02
0x334e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3354: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3357: mov_imm:
	regs[5] = 0xb4aba511, opcode= 0x0a
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3366: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x336a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x336f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3372: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x02
0x338a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x338d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3390: mov_imm:
	regs[5] = 0x4485c22a, opcode= 0x0a
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x02
0x339c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x339f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33ae: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33b1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33c0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33cc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33cf: mov_imm:
	regs[5] = 0xf68e5b05, opcode= 0x0a
0x33d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33d8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33db: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33de: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33ed: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33f3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x33f6: mov_imm:
	regs[5] = 0x5c3aa6e1, opcode= 0x0a
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33ff: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x02
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x341d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3426: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x02
0x343b: mov_imm:
	regs[5] = 0xbe5da153, opcode= 0x0a
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3444: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3447: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x344a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x344d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3450: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3453: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x02
0x345c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x345f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3462: mov_imm:
	regs[5] = 0xad65a620, opcode= 0x0a
0x3468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3471: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3474: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x347a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3480: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3483: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3486: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3489: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x348c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x348f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3492: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x02
0x349b: mov_imm:
	regs[5] = 0x3a449155, opcode= 0x0a
0x34a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x34a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x34c2: mov_imm:
	regs[5] = 0x4a2095c5, opcode= 0x0a
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34d1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x34d4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34da: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34fe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3501: mov_imm:
	regs[5] = 0x5c67cd6e, opcode= 0x0a
0x3507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x350a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x350d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3522: mov_imm:
	regs[5] = 0x63e91936, opcode= 0x0a
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3534: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x353a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3540: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3543: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x354f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x02
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3561: mov_imm:
	regs[5] = 0xf993812, opcode= 0x0a
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3579: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x357c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x357f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x02
0x358b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x358e: mov_imm:
	regs[5] = 0x331d66b2, opcode= 0x0a
0x3594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3597: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x35d9: mov_imm:
	regs[5] = 0xbba54aa8, opcode= 0x0a
0x35df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35fd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3600: mov_imm:
	regs[5] = 0x2726bd8, opcode= 0x0a
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3618: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x361e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3621: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3636: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3639: mov_imm:
	regs[5] = 0xd3f36880, opcode= 0x0a
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3645: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3648: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x364b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x364e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3651: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3654: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3657: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x365a: mov_imm:
	regs[5] = 0x1447e019, opcode= 0x0a
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3669: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x366c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3672: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3678: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x367b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x367e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3684: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x368a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x368d: mov_imm:
	regs[5] = 0x466a8d8d, opcode= 0x0a
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36b7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36ba: mov_imm:
	regs[5] = 0x5ef29c51, opcode= 0x0a
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x36cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36e4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36f0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x36f3: mov_imm:
	regs[5] = 0xf48a971d, opcode= 0x0a
0x36fa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3702: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3705: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3708: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3717: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x371a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3723: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3726: mov_imm:
	regs[5] = 0x76648b6c, opcode= 0x0a
0x372c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x372f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3738: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x373e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x02
0x374a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x374d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3750: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3753: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3756: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x375c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3760: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3765: mov_imm:
	regs[5] = 0x561f463, opcode= 0x0a
0x376b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x376e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3771: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3775: jmp_imm:
	pc += 0x1, opcode= 0x02
0x377a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x377e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x02
0x378c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3795: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3798: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x379b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x379e: mov_imm:
	regs[5] = 0x488d4a0b, opcode= 0x0a
0x37a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x37aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x37b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x37bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x37c5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x37c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x37d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x37db: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x37e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x37e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x37e9: mov_imm:
	regs[5] = 0x9d5d71fa, opcode= 0x0a
0x37f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x37f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37f8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x37fb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x37fe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3808: jmp_imm:
	pc += 0x1, opcode= 0x02
0x380d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3810: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3813: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3816: mov_imm:
	regs[5] = 0xe35b45c3, opcode= 0x0a
0x381c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3820: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3825: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3829: jmp_imm:
	pc += 0x1, opcode= 0x02
0x382e: mov_imm:
	regs[30] = 0x7e9efb85, opcode= 0x0a
0x3834: mov_imm:
	regs[31] = 0x87573051, opcode= 0x0a
0x383a: xor_regs:
	regs[0] ^= regs[30], opcode= 0x00
0x383d: xor_regs:
	regs[1] ^= regs[31], opcode= 0x00
max register index:31
