

================================================================
== Vitis HLS Report for 'xFGradientY3x3_0_4_s'
================================================================
* Date:           Tue Jun 24 19:15:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.757 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |A00_fu_74_p2         |         +|   0|  0|  14|           9|           9|
    |S00_fu_88_p2         |         +|   0|  0|  14|           9|           9|
    |add_ln113_fu_98_p2   |         +|   0|  0|  13|          10|          10|
    |out_pix_fu_127_p2    |         +|   0|  0|  11|          11|          11|
    |out_pix_2_fu_121_p2  |         -|   0|  0|  11|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          50|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A00_reg_138          |   9|   0|    9|          0|
    |add_ln113_reg_143    |  10|   0|   10|          0|
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |  11|   0|   11|          0|
    |b1_val_read_reg_133  |   8|   0|    8|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  39|   0|   39|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|t0_val     |   in|    8|     ap_none|                t0_val|        scalar|
|t1_val     |   in|    8|     ap_none|                t1_val|        scalar|
|t2_val     |   in|    8|     ap_none|                t2_val|        scalar|
|b0_val     |   in|    8|     ap_none|                b0_val|        scalar|
|b1_val     |   in|    8|     ap_none|                b1_val|        scalar|
|b2_val     |   in|    8|     ap_none|                b2_val|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

