
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a0 <.init>:
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	401ccc <sqrt@plt+0x20c>
  4016ac:	ldp	x29, x30, [sp], #16
  4016b0:	ret

Disassembly of section .plt:

00000000004016c0 <_Znam@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 422000 <_ZdlPvm@@Base+0x14df8>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <_Znam@plt>:
  4016e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <fputs@plt>:
  4016f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <memcpy@plt>:
  401700:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <fread@plt>:
  401710:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <ungetc@plt>:
  401720:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <_ZSt9terminatev@plt>:
  401730:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <isalnum@plt>:
  401740:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <strlen@plt>:
  401750:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <fprintf@plt>:
  401760:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <perror@plt>:
  401770:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <__cxa_begin_catch@plt>:
  401780:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <putc@plt>:
  401790:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <islower@plt>:
  4017a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <fclose@plt>:
  4017b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <isspace@plt>:
  4017c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <strtol@plt>:
  4017d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <memset@plt>:
  4017f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <_exit@plt>:
  401810:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <strcpy@plt>:
  401820:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <strtok@plt>:
  401830:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <sprintf@plt>:
  401840:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <isxdigit@plt>:
  401850:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <__libc_start_main@plt>:
  401860:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <isgraph@plt>:
  401870:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <getc@plt>:
  401880:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <isprint@plt>:
  4018a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <strncpy@plt>:
  4018b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <isupper@plt>:
  4018c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <fputc@plt>:
  4018d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <fgets_unlocked@plt>:
  4018e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <__isoc99_sscanf@plt>:
  4018f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <__cxa_atexit@plt>:
  401900:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <tmpfile@plt>:
  401920:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <rewind@plt>:
  401930:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <isalpha@plt>:
  401940:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <_ZdaPv@plt>:
  401950:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <__errno_location@plt>:
  401960:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <wcwidth@plt>:
  401970:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <fopen@plt>:
  401980:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <strcmp@plt>:
  401990:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <write@plt>:
  4019a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <malloc@plt>:
  4019b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <ispunct@plt>:
  4019c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <iscntrl@plt>:
  4019d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <abort@plt>:
  4019e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <getenv@plt>:
  4019f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <strcasecmp@plt>:
  401a00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <__gxx_personality_v0@plt>:
  401a10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <tan@plt>:
  401a20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <fwrite@plt>:
  401a40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <_Unwind_Resume@plt>:
  401a50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <ferror@plt>:
  401a60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <__gmon_start__@plt>:
  401a70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <__cxa_pure_virtual@plt>:
  401a80:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <strcat@plt>:
  401a90:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <printf@plt>:
  401aa0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <vfprintf@plt>:
  401ab0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <sqrt@plt>:
  401ac0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

Disassembly of section .text:

0000000000401ad0 <_Znwm@@Base-0xb688>:
  401ad0:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ad4:	add	x0, x0, #0x258
  401ad8:	b	40d214 <_ZdlPvm@@Base+0xc>
  401adc:	stp	x29, x30, [sp, #-16]!
  401ae0:	mov	x29, sp
  401ae4:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ae8:	add	x0, x0, #0x3e0
  401aec:	bl	407c50 <sqrt@plt+0x6190>
  401af0:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  401af4:	ldr	x8, [x8, #1120]
  401af8:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401afc:	add	x9, x9, #0x3e8
  401b00:	str	wzr, [x9]
  401b04:	str	x8, [x9, #32]
  401b08:	ldp	x29, x30, [sp], #16
  401b0c:	ret
  401b10:	b	407c50 <sqrt@plt+0x6190>
  401b14:	stp	x29, x30, [sp, #-16]!
  401b18:	mov	x29, sp
  401b1c:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b20:	add	x0, x0, #0xf28
  401b24:	bl	407c50 <sqrt@plt+0x6190>
  401b28:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b2c:	add	x0, x0, #0xf29
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	b	40d214 <_ZdlPvm@@Base+0xc>
  401b38:	stp	x29, x30, [sp, #-32]!
  401b3c:	str	x19, [sp, #16]
  401b40:	mov	x29, sp
  401b44:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b48:	add	x19, x19, #0xf30
  401b4c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  401b50:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  401b54:	add	x1, x1, #0x700
  401b58:	add	x2, x2, #0x710
  401b5c:	mov	x0, x19
  401b60:	mov	w3, wzr
  401b64:	mov	w4, wzr
  401b68:	bl	40d580 <_ZdlPvm@@Base+0x378>
  401b6c:	mov	x1, x19
  401b70:	ldr	x19, [sp, #16]
  401b74:	adrp	x0, 40d000 <sqrt@plt+0xb540>
  401b78:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  401b7c:	add	x0, x0, #0x72c
  401b80:	add	x2, x2, #0x200
  401b84:	ldp	x29, x30, [sp], #32
  401b88:	b	401900 <__cxa_atexit@plt>
  401b8c:	stp	x29, x30, [sp, #-32]!
  401b90:	stp	x20, x19, [sp, #16]
  401b94:	mov	x29, sp
  401b98:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b9c:	add	x19, x19, #0xfe0
  401ba0:	mov	w8, #0x11                  	// #17
  401ba4:	mov	w0, #0x110                 	// #272
  401ba8:	str	w8, [x19, #8]
  401bac:	bl	4016e0 <_Znam@plt>
  401bb0:	mov	w2, #0x110                 	// #272
  401bb4:	mov	w1, wzr
  401bb8:	mov	x20, x0
  401bbc:	bl	4017f0 <memset@plt>
  401bc0:	adrp	x0, 40b000 <sqrt@plt+0x9540>
  401bc4:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  401bc8:	add	x0, x0, #0xfc8
  401bcc:	add	x2, x2, #0x200
  401bd0:	mov	x1, x19
  401bd4:	str	x20, [x19]
  401bd8:	str	wzr, [x19, #12]
  401bdc:	bl	401900 <__cxa_atexit@plt>
  401be0:	ldp	x20, x19, [sp, #16]
  401be4:	ldp	x29, x30, [sp], #32
  401be8:	b	40c418 <sqrt@plt+0xa958>
  401bec:	stp	x29, x30, [sp, #-32]!
  401bf0:	str	x19, [sp, #16]
  401bf4:	mov	x29, sp
  401bf8:	adrp	x19, 426000 <stderr@@GLIBC_2.17+0xdb8>
  401bfc:	add	x19, x19, #0x20
  401c00:	mov	x0, x19
  401c04:	bl	40cdb4 <sqrt@plt+0xb2f4>
  401c08:	mov	x1, x19
  401c0c:	ldr	x19, [sp, #16]
  401c10:	adrp	x0, 40c000 <sqrt@plt+0xa540>
  401c14:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  401c18:	add	x0, x0, #0xe70
  401c1c:	add	x2, x2, #0x200
  401c20:	ldp	x29, x30, [sp], #32
  401c24:	b	401900 <__cxa_atexit@plt>
  401c28:	b	40d214 <_ZdlPvm@@Base+0xc>
  401c2c:	stp	x29, x30, [sp, #-16]!
  401c30:	mov	x29, sp
  401c34:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x1db8>
  401c38:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  401c3c:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  401c40:	add	x0, x0, #0x458
  401c44:	add	x1, x1, #0x623
  401c48:	mov	w2, wzr
  401c4c:	str	xzr, [x8, #1104]
  401c50:	bl	40dc44 <_ZdlPvm@@Base+0xa3c>
  401c54:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x1db8>
  401c58:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  401c5c:	add	x0, x0, #0x460
  401c60:	add	x1, x1, #0x6b9
  401c64:	mov	w2, wzr
  401c68:	ldp	x29, x30, [sp], #16
  401c6c:	b	40dc44 <_ZdlPvm@@Base+0xa3c>
  401c70:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x1db8>
  401c74:	add	x0, x0, #0x468
  401c78:	b	407c50 <sqrt@plt+0x6190>
  401c7c:	mov	x29, #0x0                   	// #0
  401c80:	mov	x30, #0x0                   	// #0
  401c84:	mov	x5, x0
  401c88:	ldr	x1, [sp]
  401c8c:	add	x2, sp, #0x8
  401c90:	mov	x6, sp
  401c94:	movz	x0, #0x0, lsl #48
  401c98:	movk	x0, #0x0, lsl #32
  401c9c:	movk	x0, #0x40, lsl #16
  401ca0:	movk	x0, #0x3ce4
  401ca4:	movz	x3, #0x0, lsl #48
  401ca8:	movk	x3, #0x0, lsl #32
  401cac:	movk	x3, #0x40, lsl #16
  401cb0:	movk	x3, #0xe0a8
  401cb4:	movz	x4, #0x0, lsl #48
  401cb8:	movk	x4, #0x0, lsl #32
  401cbc:	movk	x4, #0x40, lsl #16
  401cc0:	movk	x4, #0xe128
  401cc4:	bl	401860 <__libc_start_main@plt>
  401cc8:	bl	4019e0 <abort@plt>
  401ccc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x14df8>
  401cd0:	ldr	x0, [x0, #4064]
  401cd4:	cbz	x0, 401cdc <sqrt@plt+0x21c>
  401cd8:	b	401a70 <__gmon_start__@plt>
  401cdc:	ret
  401ce0:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ce4:	add	x0, x0, #0x238
  401ce8:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cec:	add	x1, x1, #0x238
  401cf0:	cmp	x1, x0
  401cf4:	b.eq	401d0c <sqrt@plt+0x24c>  // b.none
  401cf8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  401cfc:	ldr	x1, [x1, #328]
  401d00:	cbz	x1, 401d0c <sqrt@plt+0x24c>
  401d04:	mov	x16, x1
  401d08:	br	x16
  401d0c:	ret
  401d10:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d14:	add	x0, x0, #0x238
  401d18:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d1c:	add	x1, x1, #0x238
  401d20:	sub	x1, x1, x0
  401d24:	lsr	x2, x1, #63
  401d28:	add	x1, x2, x1, asr #3
  401d2c:	cmp	xzr, x1, asr #1
  401d30:	asr	x1, x1, #1
  401d34:	b.eq	401d4c <sqrt@plt+0x28c>  // b.none
  401d38:	adrp	x2, 40e000 <_ZdlPvm@@Base+0xdf8>
  401d3c:	ldr	x2, [x2, #336]
  401d40:	cbz	x2, 401d4c <sqrt@plt+0x28c>
  401d44:	mov	x16, x2
  401d48:	br	x16
  401d4c:	ret
  401d50:	stp	x29, x30, [sp, #-32]!
  401d54:	mov	x29, sp
  401d58:	str	x19, [sp, #16]
  401d5c:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d60:	ldrb	w0, [x19, #592]
  401d64:	cbnz	w0, 401d74 <sqrt@plt+0x2b4>
  401d68:	bl	401ce0 <sqrt@plt+0x220>
  401d6c:	mov	w0, #0x1                   	// #1
  401d70:	strb	w0, [x19, #592]
  401d74:	ldr	x19, [sp, #16]
  401d78:	ldp	x29, x30, [sp], #32
  401d7c:	ret
  401d80:	b	401d10 <sqrt@plt+0x250>
  401d84:	stp	x29, x30, [sp, #-32]!
  401d88:	str	x19, [sp, #16]
  401d8c:	mov	x29, sp
  401d90:	mov	x19, x0
  401d94:	bl	408670 <sqrt@plt+0x6bb0>
  401d98:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  401d9c:	add	x8, x8, #0x1a0
  401da0:	str	x8, [x19]
  401da4:	ldr	x19, [sp, #16]
  401da8:	ldp	x29, x30, [sp], #32
  401dac:	ret
  401db0:	b	4086d8 <sqrt@plt+0x6c18>
  401db4:	stp	x29, x30, [sp, #-32]!
  401db8:	str	x19, [sp, #16]
  401dbc:	mov	x29, sp
  401dc0:	mov	x19, x0
  401dc4:	bl	4086d8 <sqrt@plt+0x6c18>
  401dc8:	mov	x0, x19
  401dcc:	ldr	x19, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #32
  401dd4:	b	40d1fc <_ZdlPv@@Base>
  401dd8:	stp	x29, x30, [sp, #-32]!
  401ddc:	stp	x20, x19, [sp, #16]
  401de0:	mov	x29, sp
  401de4:	mov	x20, x0
  401de8:	mov	w0, #0x78                  	// #120
  401dec:	bl	40d158 <_Znwm@@Base>
  401df0:	mov	x19, x0
  401df4:	mov	x1, x20
  401df8:	bl	408670 <sqrt@plt+0x6bb0>
  401dfc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  401e00:	add	x8, x8, #0x1a0
  401e04:	mov	w9, #0x1                   	// #1
  401e08:	mov	x0, x19
  401e0c:	mov	x1, xzr
  401e10:	mov	w2, wzr
  401e14:	str	xzr, [x19, #104]
  401e18:	str	x8, [x19]
  401e1c:	strb	w9, [x19, #112]
  401e20:	bl	409834 <sqrt@plt+0x7d74>
  401e24:	cbnz	w0, 401e3c <sqrt@plt+0x37c>
  401e28:	ldr	x8, [x19]
  401e2c:	mov	x0, x19
  401e30:	ldr	x8, [x8, #8]
  401e34:	blr	x8
  401e38:	mov	x19, xzr
  401e3c:	mov	x0, x19
  401e40:	ldp	x20, x19, [sp, #16]
  401e44:	ldp	x29, x30, [sp], #32
  401e48:	ret
  401e4c:	mov	x20, x0
  401e50:	mov	x0, x19
  401e54:	bl	40d1fc <_ZdlPv@@Base>
  401e58:	mov	x0, x20
  401e5c:	bl	401a50 <_Unwind_Resume@plt>
  401e60:	sub	sp, sp, #0x50
  401e64:	stp	x29, x30, [sp, #16]
  401e68:	str	x23, [sp, #32]
  401e6c:	stp	x22, x21, [sp, #48]
  401e70:	stp	x20, x19, [sp, #64]
  401e74:	add	x29, sp, #0x10
  401e78:	mov	x23, x1
  401e7c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  401e80:	mov	x19, x0
  401e84:	add	x1, x1, #0x2c0
  401e88:	mov	x0, x23
  401e8c:	mov	w21, w4
  401e90:	mov	x22, x3
  401e94:	mov	x20, x2
  401e98:	bl	401990 <strcmp@plt>
  401e9c:	cbnz	w0, 401f00 <sqrt@plt+0x440>
  401ea0:	cbnz	x20, 401ed4 <sqrt@plt+0x414>
  401ea4:	mov	x0, sp
  401ea8:	mov	x1, x23
  401eac:	bl	407e24 <sqrt@plt+0x6364>
  401eb0:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401eb4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0xdf8>
  401eb8:	add	x4, x4, #0xf18
  401ebc:	add	x2, x2, #0x2c8
  401ec0:	mov	x3, sp
  401ec4:	mov	x0, x22
  401ec8:	mov	w1, w21
  401ecc:	mov	x5, x4
  401ed0:	bl	4082c8 <sqrt@plt+0x6808>
  401ed4:	mov	x0, x20
  401ed8:	bl	401750 <strlen@plt>
  401edc:	add	x0, x0, #0x1
  401ee0:	bl	4016e0 <_Znam@plt>
  401ee4:	mov	x1, x20
  401ee8:	str	x0, [x19, #104]
  401eec:	bl	401820 <strcpy@plt>
  401ef0:	ldrb	w8, [x20]
  401ef4:	cmp	w8, #0x4e
  401ef8:	b.ne	401f00 <sqrt@plt+0x440>  // b.any
  401efc:	strb	wzr, [x19, #112]
  401f00:	ldp	x20, x19, [sp, #64]
  401f04:	ldp	x22, x21, [sp, #48]
  401f08:	ldr	x23, [sp, #32]
  401f0c:	ldp	x29, x30, [sp, #16]
  401f10:	add	sp, sp, #0x50
  401f14:	ret
  401f18:	sub	sp, sp, #0x60
  401f1c:	stp	x29, x30, [sp, #32]
  401f20:	str	x23, [sp, #48]
  401f24:	stp	x22, x21, [sp, #64]
  401f28:	stp	x20, x19, [sp, #80]
  401f2c:	add	x29, sp, #0x20
  401f30:	stp	q0, q1, [sp]
  401f34:	mov	w20, w1
  401f38:	mov	x19, x0
  401f3c:	bl	406b68 <sqrt@plt+0x50a8>
  401f40:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  401f44:	ldr	d0, [x9, #344]
  401f48:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  401f4c:	add	x8, x8, #0x1c8
  401f50:	mov	w10, #0xffffffff            	// #-1
  401f54:	str	xzr, [x19, #72]
  401f58:	str	wzr, [x19, #80]
  401f5c:	strh	wzr, [x19, #84]
  401f60:	str	x8, [x19]
  401f64:	str	w10, [x19, #60]
  401f68:	str	w10, [x19, #92]
  401f6c:	stur	d0, [x19, #52]
  401f70:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f74:	ldr	x1, [x8, #576]
  401f78:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  401f7c:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f80:	add	x0, x0, #0x2ea
  401f84:	str	x1, [x21, #864]
  401f88:	bl	4016f0 <fputs@plt>
  401f8c:	ldr	x1, [x21, #864]
  401f90:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  401f94:	add	x0, x0, #0x5ab
  401f98:	bl	4016f0 <fputs@plt>
  401f9c:	adrp	x23, 423000 <_Znam@GLIBCXX_3.4>
  401fa0:	mov	x22, xzr
  401fa4:	add	x23, x23, #0x208
  401fa8:	ldrb	w0, [x23, x22]
  401fac:	ldr	x1, [x21, #864]
  401fb0:	bl	4018d0 <fputc@plt>
  401fb4:	add	x22, x22, #0x1
  401fb8:	cmp	x22, #0x2ca
  401fbc:	b.ne	401fa8 <sqrt@plt+0x4e8>  // b.any
  401fc0:	ldr	x1, [x21, #864]
  401fc4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  401fc8:	add	x0, x0, #0x5c3
  401fcc:	bl	4016f0 <fputs@plt>
  401fd0:	ldr	x1, [x21, #864]
  401fd4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  401fd8:	add	x0, x0, #0x2f3
  401fdc:	bl	4016f0 <fputs@plt>
  401fe0:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  401fe4:	ldr	w22, [x8, #1236]
  401fe8:	tbz	w22, #31, 401ff4 <sqrt@plt+0x534>
  401fec:	mov	w22, wzr
  401ff0:	str	wzr, [x8, #1236]
  401ff4:	mov	w0, #0xe                   	// #14
  401ff8:	str	w0, [x19, #96]
  401ffc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402000:	ldr	x8, [x8, #3920]
  402004:	cbz	x8, 402028 <sqrt@plt+0x568>
  402008:	mov	x0, x8
  40200c:	bl	402104 <sqrt@plt+0x644>
  402010:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402014:	ldr	w8, [x8, #3916]
  402018:	stp	w0, w8, [x19, #96]
  40201c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402020:	ldr	w8, [x8, #3912]
  402024:	str	w8, [x19, #104]
  402028:	tbnz	w20, #31, 402060 <sqrt@plt+0x5a0>
  40202c:	str	w20, [x19, #96]
  402030:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402034:	ldr	w8, [x8, #3904]
  402038:	ldp	q0, q1, [sp]
  40203c:	mov	w0, w20
  402040:	mov	v1.d[1], v0.d[0]
  402044:	scvtf	d0, w8
  402048:	fmul	v0.2d, v1.2d, v0.d[0]
  40204c:	fmov	v1.2d, #5.000000000000000000e-01
  402050:	fadd	v0.2d, v0.2d, v1.2d
  402054:	fcvtzs	v0.2d, v0.2d
  402058:	xtn	v0.2s, v0.2d
  40205c:	stur	d0, [x19, #100]
  402060:	cmp	w0, #0x4f
  402064:	orr	w1, w22, w0
  402068:	b.gt	40207c <sqrt@plt+0x5bc>
  40206c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402070:	add	x0, x0, #0x30a
  402074:	bl	402160 <sqrt@plt+0x6a0>
  402078:	b	40208c <sqrt@plt+0x5cc>
  40207c:	ldp	w2, w3, [x19, #100]
  402080:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402084:	add	x0, x0, #0x310
  402088:	bl	402160 <sqrt@plt+0x6a0>
  40208c:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  402090:	ldr	w1, [x8, #1240]
  402094:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402098:	add	x0, x0, #0x31c
  40209c:	bl	402160 <sqrt@plt+0x6a0>
  4020a0:	ldr	x1, [x21, #864]
  4020a4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4020a8:	add	x0, x0, #0x323
  4020ac:	bl	4016f0 <fputs@plt>
  4020b0:	ldr	x0, [x21, #864]
  4020b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4020b8:	add	x1, x1, #0x5cd
  4020bc:	mov	w2, wzr
  4020c0:	mov	w3, wzr
  4020c4:	bl	401760 <fprintf@plt>
  4020c8:	ldr	x1, [x21, #864]
  4020cc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4020d0:	add	x0, x0, #0x339
  4020d4:	bl	4016f0 <fputs@plt>
  4020d8:	ldr	x1, [x21, #864]
  4020dc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4020e0:	add	x0, x0, #0x342
  4020e4:	bl	4016f0 <fputs@plt>
  4020e8:	strh	wzr, [x19, #84]
  4020ec:	ldp	x20, x19, [sp, #80]
  4020f0:	ldp	x22, x21, [sp, #64]
  4020f4:	ldr	x23, [sp, #48]
  4020f8:	ldp	x29, x30, [sp, #32]
  4020fc:	add	sp, sp, #0x60
  402100:	ret
  402104:	stp	x29, x30, [sp, #-48]!
  402108:	str	x21, [sp, #16]
  40210c:	adrp	x21, 40e000 <_ZdlPvm@@Base+0xdf8>
  402110:	stp	x20, x19, [sp, #32]
  402114:	mov	x19, x0
  402118:	mov	x20, xzr
  40211c:	add	x21, x21, #0x280
  402120:	mov	x29, sp
  402124:	ldr	x0, [x21, x20]
  402128:	mov	x1, x19
  40212c:	bl	401a00 <strcasecmp@plt>
  402130:	cbz	w0, 402148 <sqrt@plt+0x688>
  402134:	add	x20, x20, #0x10
  402138:	cmp	x20, #0x40
  40213c:	b.ne	402124 <sqrt@plt+0x664>  // b.any
  402140:	mov	w0, #0x52                  	// #82
  402144:	b	402150 <sqrt@plt+0x690>
  402148:	add	x8, x21, x20
  40214c:	ldr	w0, [x8, #8]
  402150:	ldp	x20, x19, [sp, #32]
  402154:	ldr	x21, [sp, #16]
  402158:	ldp	x29, x30, [sp], #48
  40215c:	ret
  402160:	sub	sp, sp, #0x120
  402164:	stp	x29, x30, [sp, #256]
  402168:	add	x29, sp, #0x100
  40216c:	mov	x9, #0xffffffffffffffc8    	// #-56
  402170:	mov	x10, sp
  402174:	sub	x11, x29, #0x78
  402178:	movk	x9, #0xff80, lsl #32
  40217c:	add	x12, x29, #0x20
  402180:	add	x10, x10, #0x80
  402184:	add	x11, x11, #0x38
  402188:	adrp	x13, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40218c:	stp	x10, x9, [x29, #-16]
  402190:	stp	x12, x11, [x29, #-32]
  402194:	mov	x8, x0
  402198:	stp	x1, x2, [x29, #-120]
  40219c:	stp	x3, x4, [x29, #-104]
  4021a0:	stp	x5, x6, [x29, #-88]
  4021a4:	stur	x7, [x29, #-72]
  4021a8:	stp	q0, q1, [sp]
  4021ac:	ldr	x0, [x13, #864]
  4021b0:	ldp	q0, q1, [x29, #-32]
  4021b4:	sub	x2, x29, #0x40
  4021b8:	mov	x1, x8
  4021bc:	str	x28, [sp, #272]
  4021c0:	stp	q2, q3, [sp, #32]
  4021c4:	stp	q4, q5, [sp, #64]
  4021c8:	stp	q6, q7, [sp, #96]
  4021cc:	stp	q0, q1, [x29, #-64]
  4021d0:	bl	401ab0 <vfprintf@plt>
  4021d4:	ldr	x28, [sp, #272]
  4021d8:	ldp	x29, x30, [sp, #256]
  4021dc:	add	sp, sp, #0x120
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-32]!
  4021e8:	stp	x20, x19, [sp, #16]
  4021ec:	mov	x29, sp
  4021f0:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  4021f4:	add	x8, x8, #0x1c8
  4021f8:	str	x8, [x0]
  4021fc:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402200:	ldr	x1, [x20, #864]
  402204:	mov	x19, x0
  402208:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40220c:	add	x0, x0, #0x34d
  402210:	bl	4016f0 <fputs@plt>
  402214:	ldr	x1, [x20, #864]
  402218:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40221c:	add	x0, x0, #0x354
  402220:	bl	4016f0 <fputs@plt>
  402224:	mov	x0, x19
  402228:	ldp	x20, x19, [sp, #16]
  40222c:	ldp	x29, x30, [sp], #32
  402230:	b	406b80 <sqrt@plt+0x50c0>
  402234:	stp	x29, x30, [sp, #-32]!
  402238:	str	x19, [sp, #16]
  40223c:	mov	x29, sp
  402240:	mov	x19, x0
  402244:	bl	4021e4 <sqrt@plt+0x724>
  402248:	mov	x0, x19
  40224c:	ldr	x19, [sp, #16]
  402250:	ldp	x29, x30, [sp], #32
  402254:	b	40d1fc <_ZdlPv@@Base>
  402258:	ret
  40225c:	stp	x29, x30, [sp, #-32]!
  402260:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402264:	ldr	x8, [x8, #872]
  402268:	str	x19, [sp, #16]
  40226c:	mov	x19, x0
  402270:	mov	x29, sp
  402274:	cbz	x8, 40227c <sqrt@plt+0x7bc>
  402278:	bl	4022a0 <sqrt@plt+0x7e0>
  40227c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402280:	ldr	x1, [x8, #864]
  402284:	mov	w0, #0xc                   	// #12
  402288:	bl	4018d0 <fputc@plt>
  40228c:	mov	w8, #0xffffffff            	// #-1
  402290:	str	w8, [x19, #60]
  402294:	ldr	x19, [sp, #16]
  402298:	ldp	x29, x30, [sp], #32
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	str	x28, [sp, #16]
  4022a8:	stp	x20, x19, [sp, #32]
  4022ac:	mov	x29, sp
  4022b0:	sub	sp, sp, #0x400
  4022b4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4022b8:	add	x0, x0, #0x600
  4022bc:	bl	4040e0 <sqrt@plt+0x2620>
  4022c0:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022c4:	ldr	x0, [x20, #864]
  4022c8:	bl	401910 <fflush@plt>
  4022cc:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022d0:	ldr	x0, [x19, #872]
  4022d4:	bl	401930 <rewind@plt>
  4022d8:	ldr	x3, [x19, #872]
  4022dc:	mov	x0, sp
  4022e0:	mov	w1, #0x1                   	// #1
  4022e4:	mov	w2, #0x400                 	// #1024
  4022e8:	bl	401710 <fread@plt>
  4022ec:	ldr	x3, [x20, #864]
  4022f0:	sxtw	x2, w0
  4022f4:	mov	x0, sp
  4022f8:	mov	w1, #0x1                   	// #1
  4022fc:	bl	401a40 <fwrite@plt>
  402300:	cmp	w0, #0x400
  402304:	b.eq	4022d8 <sqrt@plt+0x818>  // b.none
  402308:	ldr	x0, [x19, #872]
  40230c:	bl	4017b0 <fclose@plt>
  402310:	str	xzr, [x19, #872]
  402314:	add	sp, sp, #0x400
  402318:	ldp	x20, x19, [sp, #32]
  40231c:	ldr	x28, [sp, #16]
  402320:	ldp	x29, x30, [sp], #48
  402324:	ret
  402328:	mov	w8, #0xffffffff            	// #-1
  40232c:	str	w8, [x0, #60]
  402330:	ret
  402334:	stp	x29, x30, [sp, #-80]!
  402338:	str	x25, [sp, #16]
  40233c:	stp	x24, x23, [sp, #32]
  402340:	stp	x22, x21, [sp, #48]
  402344:	stp	x20, x19, [sp, #64]
  402348:	mov	x29, sp
  40234c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402350:	adrp	x9, 423000 <_Znam@GLIBCXX_3.4>
  402354:	strb	wzr, [x8, #604]
  402358:	ldr	w9, [x9, #1236]
  40235c:	ldr	x24, [x1, #104]
  402360:	mov	w10, #0x52                  	// #82
  402364:	mov	w8, #0x4e                  	// #78
  402368:	cmp	w9, #0x0
  40236c:	mov	x0, x24
  402370:	mov	w22, w2
  402374:	mov	x23, x1
  402378:	csel	w19, w8, w10, eq  // eq = none
  40237c:	bl	401750 <strlen@plt>
  402380:	add	x8, x0, x24
  402384:	ldurb	w20, [x8, #-1]
  402388:	sub	x0, x0, #0x2
  40238c:	bl	4016e0 <_Znam@plt>
  402390:	mov	x21, x0
  402394:	mov	x0, x24
  402398:	add	x25, x24, #0x1
  40239c:	bl	401750 <strlen@plt>
  4023a0:	sub	x2, x0, #0x2
  4023a4:	mov	x0, x21
  4023a8:	mov	x1, x25
  4023ac:	bl	4018b0 <strncpy@plt>
  4023b0:	ldr	x0, [x23, #104]
  4023b4:	bl	401750 <strlen@plt>
  4023b8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4023bc:	add	x8, x0, x21
  4023c0:	add	x1, x1, #0x359
  4023c4:	mov	x0, x21
  4023c8:	sturb	wzr, [x8, #-2]
  4023cc:	bl	401a00 <strcasecmp@plt>
  4023d0:	cmp	w0, #0x0
  4023d4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4023d8:	mov	w23, #0x11                  	// #17
  4023dc:	ccmp	w22, #0xb, #0x4, eq  // eq = none
  4023e0:	mov	w8, #0xa                   	// #10
  4023e4:	add	x1, x1, #0x361
  4023e8:	mov	x0, x21
  4023ec:	csel	w24, w8, w23, gt
  4023f0:	bl	401a00 <strcasecmp@plt>
  4023f4:	cmp	w22, #0x9
  4023f8:	mov	w8, #0xc                   	// #12
  4023fc:	csel	w8, w8, w23, gt
  402400:	cmp	w0, #0x0
  402404:	csel	w4, w8, w24, eq  // eq = none
  402408:	cmp	w20, #0x42
  40240c:	b.eq	402418 <sqrt@plt+0x958>  // b.none
  402410:	cmp	w20, #0x49
  402414:	b.ne	40243c <sqrt@plt+0x97c>  // b.any
  402418:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40241c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  402420:	add	x0, x0, #0x25c
  402424:	add	x1, x1, #0x36e
  402428:	mov	w2, w19
  40242c:	mov	x3, x21
  402430:	mov	w5, w20
  402434:	bl	401840 <sprintf@plt>
  402438:	b	402458 <sqrt@plt+0x998>
  40243c:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402440:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  402444:	add	x0, x0, #0x25c
  402448:	add	x1, x1, #0x367
  40244c:	mov	w2, w19
  402450:	mov	x3, x21
  402454:	bl	401840 <sprintf@plt>
  402458:	ldp	x20, x19, [sp, #64]
  40245c:	ldp	x22, x21, [sp, #48]
  402460:	ldp	x24, x23, [sp, #32]
  402464:	ldr	x25, [sp, #16]
  402468:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40246c:	add	x0, x0, #0x25c
  402470:	ldp	x29, x30, [sp], #80
  402474:	ret
  402478:	stp	x29, x30, [sp, #-80]!
  40247c:	str	x25, [sp, #16]
  402480:	stp	x24, x23, [sp, #32]
  402484:	stp	x22, x21, [sp, #48]
  402488:	stp	x20, x19, [sp, #64]
  40248c:	mov	x29, sp
  402490:	mov	x20, x0
  402494:	mov	x0, x2
  402498:	mov	w19, w4
  40249c:	mov	x22, x3
  4024a0:	mov	x23, x2
  4024a4:	bl	408d78 <sqrt@plt+0x72b8>
  4024a8:	ldr	x8, [x20, #72]
  4024ac:	mov	w21, w0
  4024b0:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4024b4:	cmp	x8, x23
  4024b8:	b.eq	402600 <sqrt@plt+0xb40>  // b.none
  4024bc:	ldrb	w8, [x23, #112]
  4024c0:	cbz	w8, 402500 <sqrt@plt+0xa40>
  4024c4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4024c8:	ldr	w8, [x22, #4]
  4024cc:	ldr	w9, [x9, #3904]
  4024d0:	mov	w10, #0x8e39                	// #36409
  4024d4:	ldr	x1, [x23, #104]
  4024d8:	movk	w10, #0x38e3, lsl #16
  4024dc:	mul	w8, w9, w8
  4024e0:	smull	x8, w8, w10
  4024e4:	lsr	x9, x8, #63
  4024e8:	asr	x8, x8, #36
  4024ec:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4024f0:	add	w2, w8, w9
  4024f4:	add	x0, x0, #0x377
  4024f8:	bl	402160 <sqrt@plt+0x6a0>
  4024fc:	b	402520 <sqrt@plt+0xa60>
  402500:	ldr	w2, [x22, #4]
  402504:	mov	x1, x23
  402508:	bl	402334 <sqrt@plt+0x874>
  40250c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402510:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402514:	add	x0, x0, #0x38a
  402518:	add	x1, x1, #0x25c
  40251c:	bl	402160 <sqrt@plt+0x6a0>
  402520:	ldr	x1, [x24, #864]
  402524:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402528:	add	x0, x0, #0x347
  40252c:	bl	4016f0 <fputs@plt>
  402530:	ldr	w25, [x20, #92]
  402534:	str	x23, [x20, #72]
  402538:	strh	wzr, [x20, #84]
  40253c:	tbz	w25, #31, 4025f8 <sqrt@plt+0xb38>
  402540:	ldr	w8, [x22, #4]
  402544:	ldr	w9, [x20, #80]
  402548:	cmp	w8, w9
  40254c:	b.eq	4025f8 <sqrt@plt+0xb38>  // b.none
  402550:	adrp	x9, 423000 <_Znam@GLIBCXX_3.4>
  402554:	ldr	w9, [x9, #1536]
  402558:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40255c:	ldr	w10, [x10, #3904]
  402560:	mul	w8, w9, w8
  402564:	mov	w9, #0x296b                	// #10603
  402568:	movk	w9, #0x7482, lsl #16
  40256c:	mul	w8, w8, w10
  402570:	mov	w10, #0x1940                	// #6464
  402574:	movk	w10, #0x1, lsl #16
  402578:	smull	x9, w8, w9
  40257c:	cmp	w8, w10
  402580:	lsr	x8, x9, #63
  402584:	asr	x9, x9, #47
  402588:	add	w8, w9, w8
  40258c:	csinc	w8, w8, wzr, ge  // ge = tcont
  402590:	str	w8, [x20, #88]
  402594:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402598:	ldr	x9, [x9, #872]
  40259c:	cbz	x9, 4025f4 <sqrt@plt+0xb34>
  4025a0:	add	x9, x29, #0x1c
  4025a4:	ubfx	w11, w8, #10, #6
  4025a8:	lsr	w10, w8, #10
  4025ac:	cbz	w11, 4025bc <sqrt@plt+0xafc>
  4025b0:	orr	w11, w11, #0x40
  4025b4:	orr	x9, x9, #0x1
  4025b8:	strb	w11, [x29, #28]
  4025bc:	orr	w10, w10, w8, lsr #4
  4025c0:	tst	w10, #0x3f
  4025c4:	b.eq	4025d4 <sqrt@plt+0xb14>  // b.none
  4025c8:	mov	w10, #0x40                  	// #64
  4025cc:	bfxil	w10, w8, #4, #6
  4025d0:	strb	w10, [x9], #1
  4025d4:	mov	w10, #0x30                  	// #48
  4025d8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4025dc:	bfxil	w10, w8, #0, #4
  4025e0:	add	x0, x0, #0x5fa
  4025e4:	add	x1, x29, #0x1c
  4025e8:	strb	w10, [x9]
  4025ec:	strb	wzr, [x9, #1]
  4025f0:	bl	4040e0 <sqrt@plt+0x2620>
  4025f4:	str	w25, [x20, #92]
  4025f8:	ldr	w8, [x22, #4]
  4025fc:	str	w8, [x20, #80]
  402600:	ldrh	w8, [x20, #84]
  402604:	lsr	w23, w21, #8
  402608:	cmp	w8, w23, uxth
  40260c:	b.eq	4026f0 <sqrt@plt+0xc30>  // b.none
  402610:	cmp	w8, #0x3
  402614:	b.ne	402654 <sqrt@plt+0xb94>  // b.any
  402618:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40261c:	ldr	x8, [x20, #72]
  402620:	ldr	w9, [x22, #4]
  402624:	ldr	w10, [x10, #3904]
  402628:	mov	w11, #0x8e39                	// #36409
  40262c:	movk	w11, #0x38e3, lsl #16
  402630:	ldr	x1, [x8, #104]
  402634:	mul	w8, w10, w9
  402638:	smull	x8, w8, w11
  40263c:	lsr	x9, x8, #63
  402640:	asr	x8, x8, #36
  402644:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402648:	add	w2, w8, w9
  40264c:	add	x0, x0, #0x377
  402650:	bl	402160 <sqrt@plt+0x6a0>
  402654:	ubfx	w8, w21, #8, #16
  402658:	cmp	w8, #0x4
  40265c:	b.hi	4026ec <sqrt@plt+0xc2c>  // b.pmore
  402660:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  402664:	ubfx	x8, x21, #8, #16
  402668:	add	x9, x9, #0x160
  40266c:	adr	x10, 402684 <sqrt@plt+0xbc4>
  402670:	ldrb	w11, [x9, x8]
  402674:	add	x10, x10, x11, lsl #2
  402678:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40267c:	add	x0, x0, #0x342
  402680:	br	x10
  402684:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402688:	add	x0, x0, #0x398
  40268c:	b	4026e4 <sqrt@plt+0xc24>
  402690:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402694:	add	x0, x0, #0x3a1
  402698:	b	4026e4 <sqrt@plt+0xc24>
  40269c:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026a0:	ldr	w8, [x22, #4]
  4026a4:	ldr	w9, [x9, #3904]
  4026a8:	mov	w10, #0x8e39                	// #36409
  4026ac:	movk	w10, #0x38e3, lsl #16
  4026b0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4026b4:	mul	w8, w9, w8
  4026b8:	smull	x8, w8, w10
  4026bc:	lsr	x9, x8, #63
  4026c0:	asr	x8, x8, #36
  4026c4:	add	w1, w8, w9
  4026c8:	add	x0, x0, #0x3ac
  4026cc:	bl	402160 <sqrt@plt+0x6a0>
  4026d0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4026d4:	add	x0, x0, #0x3c3
  4026d8:	b	4026e4 <sqrt@plt+0xc24>
  4026dc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4026e0:	add	x0, x0, #0x3d0
  4026e4:	ldr	x1, [x24, #864]
  4026e8:	bl	4016f0 <fputs@plt>
  4026ec:	strh	w23, [x20, #84]
  4026f0:	ldr	w2, [x22, #4]
  4026f4:	ldr	w8, [x20, #80]
  4026f8:	cmp	w2, w8
  4026fc:	b.eq	402810 <sqrt@plt+0xd50>  // b.none
  402700:	ldr	x1, [x20, #72]
  402704:	ldrb	w8, [x1, #112]
  402708:	cbz	w8, 402740 <sqrt@plt+0xc80>
  40270c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402710:	ldr	w8, [x8, #3904]
  402714:	mov	w9, #0x8e39                	// #36409
  402718:	movk	w9, #0x38e3, lsl #16
  40271c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402720:	mul	w8, w8, w2
  402724:	smull	x8, w8, w9
  402728:	lsr	x9, x8, #63
  40272c:	asr	x8, x8, #36
  402730:	add	w1, w8, w9
  402734:	add	x0, x0, #0x383
  402738:	bl	402160 <sqrt@plt+0x6a0>
  40273c:	b	402758 <sqrt@plt+0xc98>
  402740:	bl	402334 <sqrt@plt+0x874>
  402744:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402748:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40274c:	add	x0, x0, #0x38a
  402750:	add	x1, x1, #0x25c
  402754:	bl	402160 <sqrt@plt+0x6a0>
  402758:	ldr	w8, [x22, #4]
  40275c:	ldr	w23, [x20, #92]
  402760:	str	w8, [x20, #80]
  402764:	tbz	w23, #31, 402810 <sqrt@plt+0xd50>
  402768:	adrp	x9, 423000 <_Znam@GLIBCXX_3.4>
  40276c:	ldr	w9, [x9, #1536]
  402770:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402774:	ldr	w10, [x10, #3904]
  402778:	mul	w8, w9, w8
  40277c:	mov	w9, #0x296b                	// #10603
  402780:	movk	w9, #0x7482, lsl #16
  402784:	mul	w8, w8, w10
  402788:	mov	w10, #0x1940                	// #6464
  40278c:	movk	w10, #0x1, lsl #16
  402790:	smull	x9, w8, w9
  402794:	cmp	w8, w10
  402798:	lsr	x8, x9, #63
  40279c:	asr	x9, x9, #47
  4027a0:	add	w8, w9, w8
  4027a4:	csinc	w8, w8, wzr, ge  // ge = tcont
  4027a8:	str	w8, [x20, #88]
  4027ac:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027b0:	ldr	x9, [x9, #872]
  4027b4:	cbz	x9, 40280c <sqrt@plt+0xd4c>
  4027b8:	add	x9, x29, #0x1c
  4027bc:	ubfx	w11, w8, #10, #6
  4027c0:	lsr	w10, w8, #10
  4027c4:	cbz	w11, 4027d4 <sqrt@plt+0xd14>
  4027c8:	orr	w11, w11, #0x40
  4027cc:	orr	x9, x9, #0x1
  4027d0:	strb	w11, [x29, #28]
  4027d4:	orr	w10, w10, w8, lsr #4
  4027d8:	tst	w10, #0x3f
  4027dc:	b.eq	4027ec <sqrt@plt+0xd2c>  // b.none
  4027e0:	mov	w10, #0x40                  	// #64
  4027e4:	bfxil	w10, w8, #4, #6
  4027e8:	strb	w10, [x9], #1
  4027ec:	mov	w10, #0x30                  	// #48
  4027f0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4027f4:	bfxil	w10, w8, #0, #4
  4027f8:	add	x0, x0, #0x5fa
  4027fc:	add	x1, x29, #0x1c
  402800:	strb	w10, [x9]
  402804:	strb	wzr, [x9, #1]
  402808:	bl	4040e0 <sqrt@plt+0x2620>
  40280c:	str	w23, [x20, #92]
  402810:	ldr	w10, [x20, #60]
  402814:	ldp	w8, w9, [x22, #8]
  402818:	cmp	w8, w10
  40281c:	b.ne	40282c <sqrt@plt+0xd6c>  // b.any
  402820:	ldr	w10, [x20, #64]
  402824:	cmp	w9, w10
  402828:	b.eq	40284c <sqrt@plt+0xd8c>  // b.none
  40282c:	ldr	x0, [x24, #864]
  402830:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  402834:	sub	w3, w8, #0x40
  402838:	sub	w2, w9, #0x40
  40283c:	add	x1, x1, #0x5cd
  402840:	bl	401760 <fprintf@plt>
  402844:	ldr	x8, [x22, #8]
  402848:	stur	x8, [x20, #60]
  40284c:	tst	w21, #0x60
  402850:	b.ne	402864 <sqrt@plt+0xda4>  // b.any
  402854:	ldr	x1, [x24, #864]
  402858:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40285c:	add	x0, x0, #0x3dd
  402860:	bl	4016f0 <fputs@plt>
  402864:	ldr	x1, [x24, #864]
  402868:	and	w0, w21, #0xff
  40286c:	bl	4018d0 <fputc@plt>
  402870:	ldr	w8, [x20, #60]
  402874:	ldr	x25, [sp, #16]
  402878:	add	w8, w8, w19
  40287c:	str	w8, [x20, #60]
  402880:	ldp	x20, x19, [sp, #64]
  402884:	ldp	x22, x21, [sp, #48]
  402888:	ldp	x24, x23, [sp, #32]
  40288c:	ldp	x29, x30, [sp], #80
  402890:	ret
  402894:	sub	sp, sp, #0x40
  402898:	stp	x29, x30, [sp, #16]
  40289c:	str	x21, [sp, #32]
  4028a0:	stp	x20, x19, [sp, #48]
  4028a4:	add	x29, sp, #0x10
  4028a8:	mov	x19, x0
  4028ac:	bl	401960 <__errno_location@plt>
  4028b0:	str	wzr, [x0]
  4028b4:	bl	401920 <tmpfile@plt>
  4028b8:	mov	x20, x0
  4028bc:	cbz	x0, 4029b8 <sqrt@plt+0xef8>
  4028c0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4028c4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028c8:	mov	w9, #0x23                  	// #35
  4028cc:	mov	w10, #0x31                  	// #49
  4028d0:	add	x0, x0, #0x5d6
  4028d4:	add	x1, x29, #0x1c
  4028d8:	add	x2, x29, #0x18
  4028dc:	sub	x3, x29, #0x4
  4028e0:	add	x21, x29, #0x1c
  4028e4:	str	x20, [x8, #872]
  4028e8:	strh	w9, [x29, #28]
  4028ec:	strh	w10, [x29, #24]
  4028f0:	sturh	w10, [x29, #-4]
  4028f4:	bl	4040e0 <sqrt@plt+0x2620>
  4028f8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028fc:	ldrb	w9, [x8, #860]
  402900:	tbnz	w9, #0, 402934 <sqrt@plt+0xe74>
  402904:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402908:	mov	w9, #0x1                   	// #1
  40290c:	mov	w10, #0x2f43                	// #12099
  402910:	mov	w11, #0x30                  	// #48
  402914:	add	x0, x0, #0x5f2
  402918:	add	x1, x29, #0x1c
  40291c:	add	x2, x29, #0x18
  402920:	strb	wzr, [x29, #30]
  402924:	strb	w9, [x8, #860]
  402928:	strh	w10, [x29, #28]
  40292c:	strh	w11, [x29, #24]
  402930:	bl	4040e0 <sqrt@plt+0x2620>
  402934:	ldr	w9, [x19, #88]
  402938:	cmp	w9, #0x0
  40293c:	cneg	w8, w9, mi  // mi = first
  402940:	ubfx	w12, w8, #10, #6
  402944:	lsr	w11, w8, #10
  402948:	cbz	w12, 40295c <sqrt@plt+0xe9c>
  40294c:	orr	x10, x21, #0x1
  402950:	orr	w12, w12, #0x40
  402954:	strb	w12, [x29, #28]
  402958:	b	402960 <sqrt@plt+0xea0>
  40295c:	add	x10, x29, #0x1c
  402960:	orr	w11, w11, w8, lsr #4
  402964:	tst	w11, #0x3f
  402968:	b.eq	402978 <sqrt@plt+0xeb8>  // b.none
  40296c:	mov	w11, #0x40                  	// #64
  402970:	bfxil	w11, w8, #4, #6
  402974:	strb	w11, [x10], #1
  402978:	cmp	w9, #0x0
  40297c:	mov	w9, #0x20                  	// #32
  402980:	mov	w11, #0x30                  	// #48
  402984:	csel	w9, w11, w9, ge  // ge = tcont
  402988:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40298c:	bfxil	w9, w8, #0, #4
  402990:	add	x0, x0, #0x5fa
  402994:	add	x1, x29, #0x1c
  402998:	strb	w9, [x10]
  40299c:	strb	wzr, [x10, #1]
  4029a0:	bl	4040e0 <sqrt@plt+0x2620>
  4029a4:	ldp	x20, x19, [sp, #48]
  4029a8:	ldr	x21, [sp, #32]
  4029ac:	ldp	x29, x30, [sp, #16]
  4029b0:	add	sp, sp, #0x40
  4029b4:	ret
  4029b8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4029bc:	add	x0, x0, #0x3e3
  4029c0:	bl	401770 <perror@plt>
  4029c4:	b	4028c0 <sqrt@plt+0xe00>
  4029c8:	sub	sp, sp, #0xd0
  4029cc:	stp	d15, d14, [sp, #64]
  4029d0:	stp	d13, d12, [sp, #80]
  4029d4:	stp	d11, d10, [sp, #96]
  4029d8:	stp	d9, d8, [sp, #112]
  4029dc:	stp	x29, x30, [sp, #128]
  4029e0:	stp	x26, x25, [sp, #144]
  4029e4:	stp	x24, x23, [sp, #160]
  4029e8:	stp	x22, x21, [sp, #176]
  4029ec:	stp	x20, x19, [sp, #192]
  4029f0:	add	x29, sp, #0x40
  4029f4:	ldr	w24, [x0, #92]
  4029f8:	mov	x21, x4
  4029fc:	mov	w22, w3
  402a00:	mov	x19, x2
  402a04:	mov	x20, x0
  402a08:	mov	w23, w1
  402a0c:	tbz	w24, #31, 402ac8 <sqrt@plt+0x1008>
  402a10:	ldr	w8, [x21, #4]
  402a14:	ldr	w9, [x20, #80]
  402a18:	cmp	w8, w9
  402a1c:	b.eq	402ac8 <sqrt@plt+0x1008>  // b.none
  402a20:	adrp	x9, 423000 <_Znam@GLIBCXX_3.4>
  402a24:	ldr	w9, [x9, #1536]
  402a28:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a2c:	ldr	w10, [x10, #3904]
  402a30:	mul	w8, w9, w8
  402a34:	mov	w9, #0x296b                	// #10603
  402a38:	movk	w9, #0x7482, lsl #16
  402a3c:	mul	w8, w8, w10
  402a40:	mov	w10, #0x1940                	// #6464
  402a44:	movk	w10, #0x1, lsl #16
  402a48:	smull	x9, w8, w9
  402a4c:	cmp	w8, w10
  402a50:	lsr	x8, x9, #63
  402a54:	asr	x9, x9, #47
  402a58:	add	w8, w9, w8
  402a5c:	csinc	w8, w8, wzr, ge  // ge = tcont
  402a60:	str	w8, [x20, #88]
  402a64:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a68:	ldr	x9, [x9, #872]
  402a6c:	cbz	x9, 402ac4 <sqrt@plt+0x1004>
  402a70:	add	x9, sp, #0x20
  402a74:	ubfx	w11, w8, #10, #6
  402a78:	lsr	w10, w8, #10
  402a7c:	cbz	w11, 402a8c <sqrt@plt+0xfcc>
  402a80:	orr	w11, w11, #0x40
  402a84:	orr	x9, x9, #0x1
  402a88:	strb	w11, [sp, #32]
  402a8c:	orr	w10, w10, w8, lsr #4
  402a90:	tst	w10, #0x3f
  402a94:	b.eq	402aa4 <sqrt@plt+0xfe4>  // b.none
  402a98:	mov	w10, #0x40                  	// #64
  402a9c:	bfxil	w10, w8, #4, #6
  402aa0:	strb	w10, [x9], #1
  402aa4:	mov	w10, #0x30                  	// #48
  402aa8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402aac:	bfxil	w10, w8, #0, #4
  402ab0:	add	x0, x0, #0x5fa
  402ab4:	add	x1, sp, #0x20
  402ab8:	strb	w10, [x9]
  402abc:	strb	wzr, [x9, #1]
  402ac0:	bl	4040e0 <sqrt@plt+0x2620>
  402ac4:	str	w24, [x20, #92]
  402ac8:	cmp	w23, #0x60
  402acc:	b.le	402e3c <sqrt@plt+0x137c>
  402ad0:	cmp	w23, #0x6f
  402ad4:	b.gt	403004 <sqrt@plt+0x1544>
  402ad8:	sub	w8, w23, #0x61
  402adc:	cmp	w8, #0xb
  402ae0:	b.hi	403884 <sqrt@plt+0x1dc4>  // b.pmore
  402ae4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  402ae8:	add	x9, x9, #0x166
  402aec:	adr	x10, 402afc <sqrt@plt+0x103c>
  402af0:	ldrh	w11, [x9, x8, lsl #1]
  402af4:	add	x10, x10, x11, lsl #2
  402af8:	br	x10
  402afc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b00:	ldr	x8, [x8, #872]
  402b04:	cbnz	x8, 402b10 <sqrt@plt+0x1050>
  402b08:	mov	x0, x20
  402b0c:	bl	402894 <sqrt@plt+0xdd4>
  402b10:	ldr	w8, [x20, #56]
  402b14:	cbz	w8, 402b58 <sqrt@plt+0x1098>
  402b18:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402b1c:	mov	w8, #0x30                  	// #48
  402b20:	mov	w9, #0x31                  	// #49
  402b24:	add	x0, x0, #0x60a
  402b28:	add	x1, sp, #0x20
  402b2c:	sub	x2, x29, #0x14
  402b30:	sub	x3, x29, #0x18
  402b34:	sub	x4, x29, #0x1c
  402b38:	sub	x5, x29, #0x10
  402b3c:	strh	w8, [sp, #32]
  402b40:	sturh	w9, [x29, #-20]
  402b44:	sturh	w8, [x29, #-24]
  402b48:	sturh	w8, [x29, #-28]
  402b4c:	sturh	w8, [x29, #-16]
  402b50:	bl	4040e0 <sqrt@plt+0x2620>
  402b54:	str	wzr, [x20, #56]
  402b58:	ldp	w8, w22, [x19]
  402b5c:	ldp	w9, w21, [x21, #8]
  402b60:	mul	w10, w8, w8
  402b64:	madd	w10, w22, w22, w10
  402b68:	scvtf	d1, w10
  402b6c:	fsqrt	d0, d1
  402b70:	fcmp	d0, d0
  402b74:	add	w20, w8, w9
  402b78:	b.vs	403c78 <sqrt@plt+0x21b8>
  402b7c:	ldp	w11, w10, [x19, #8]
  402b80:	ldp	w9, w8, [x19]
  402b84:	cmp	w20, #0x0
  402b88:	mov	w12, #0x32                  	// #50
  402b8c:	cneg	w15, w20, mi  // mi = first
  402b90:	add	x13, sp, #0x20
  402b94:	sturh	w12, [x29, #-12]
  402b98:	ubfx	w14, w15, #10, #6
  402b9c:	lsr	w12, w15, #10
  402ba0:	cbz	w14, 402bb0 <sqrt@plt+0x10f0>
  402ba4:	orr	w14, w14, #0x40
  402ba8:	orr	x13, x13, #0x1
  402bac:	strb	w14, [sp, #32]
  402bb0:	orr	w12, w12, w15, lsr #4
  402bb4:	tst	w12, #0x3f
  402bb8:	add	w12, w22, w21
  402bbc:	b.eq	402bcc <sqrt@plt+0x110c>  // b.none
  402bc0:	mov	w14, #0x40                  	// #64
  402bc4:	bfxil	w14, w15, #4, #6
  402bc8:	strb	w14, [x13], #1
  402bcc:	cmp	w20, #0x0
  402bd0:	mov	w16, #0x20                  	// #32
  402bd4:	mov	w17, #0x30                  	// #48
  402bd8:	csel	w17, w17, w16, ge  // ge = tcont
  402bdc:	cmp	w12, #0x0
  402be0:	bfxil	w17, w15, #0, #4
  402be4:	cneg	w16, w12, mi  // mi = first
  402be8:	sub	x14, x29, #0x14
  402bec:	strb	wzr, [x13, #1]
  402bf0:	strb	w17, [x13]
  402bf4:	ubfx	w15, w16, #10, #6
  402bf8:	lsr	w13, w16, #10
  402bfc:	cbz	w15, 402c0c <sqrt@plt+0x114c>
  402c00:	orr	w15, w15, #0x40
  402c04:	orr	x14, x14, #0x1
  402c08:	sturb	w15, [x29, #-20]
  402c0c:	orr	w13, w13, w16, lsr #4
  402c10:	tst	w13, #0x3f
  402c14:	fcvtzs	w13, d0
  402c18:	b.eq	402c28 <sqrt@plt+0x1168>  // b.none
  402c1c:	mov	w15, #0x40                  	// #64
  402c20:	bfxil	w15, w16, #4, #6
  402c24:	strb	w15, [x14], #1
  402c28:	cmp	w12, #0x0
  402c2c:	mov	w12, #0x20                  	// #32
  402c30:	mov	w17, #0x30                  	// #48
  402c34:	csel	w12, w17, w12, ge  // ge = tcont
  402c38:	cmp	w13, #0x0
  402c3c:	bfxil	w12, w16, #0, #4
  402c40:	cneg	w16, w13, mi  // mi = first
  402c44:	sub	x15, x29, #0x18
  402c48:	strb	wzr, [x14, #1]
  402c4c:	strb	w12, [x14]
  402c50:	ubfx	w14, w16, #10, #6
  402c54:	lsr	w12, w16, #10
  402c58:	cbz	w14, 402c68 <sqrt@plt+0x11a8>
  402c5c:	orr	w14, w14, #0x40
  402c60:	orr	x15, x15, #0x1
  402c64:	sturb	w14, [x29, #-24]
  402c68:	orr	w12, w12, w16, lsr #4
  402c6c:	tst	w12, #0x3f
  402c70:	b.eq	402c80 <sqrt@plt+0x11c0>  // b.none
  402c74:	mov	w12, #0x40                  	// #64
  402c78:	bfxil	w12, w16, #4, #6
  402c7c:	strb	w12, [x15], #1
  402c80:	cmp	w13, #0x0
  402c84:	mov	w13, #0x20                  	// #32
  402c88:	mov	w14, #0x30                  	// #48
  402c8c:	csel	w13, w14, w13, ge  // ge = tcont
  402c90:	cmp	w11, #0x0
  402c94:	bfxil	w13, w16, #0, #4
  402c98:	cneg	w14, w11, mi  // mi = first
  402c9c:	sub	x12, x29, #0x1c
  402ca0:	strb	wzr, [x15, #1]
  402ca4:	strb	w13, [x15]
  402ca8:	ubfx	w15, w14, #10, #6
  402cac:	lsr	w13, w14, #10
  402cb0:	cbz	w15, 402cc0 <sqrt@plt+0x1200>
  402cb4:	orr	w15, w15, #0x40
  402cb8:	orr	x12, x12, #0x1
  402cbc:	sturb	w15, [x29, #-28]
  402cc0:	orr	w13, w13, w14, lsr #4
  402cc4:	tst	w13, #0x3f
  402cc8:	b.eq	402cd8 <sqrt@plt+0x1218>  // b.none
  402ccc:	mov	w13, #0x40                  	// #64
  402cd0:	bfxil	w13, w14, #4, #6
  402cd4:	strb	w13, [x12], #1
  402cd8:	cmp	w11, #0x0
  402cdc:	mov	w11, #0x20                  	// #32
  402ce0:	mov	w15, #0x30                  	// #48
  402ce4:	csel	w11, w15, w11, ge  // ge = tcont
  402ce8:	cmp	w10, #0x0
  402cec:	bfxil	w11, w14, #0, #4
  402cf0:	cneg	w14, w10, mi  // mi = first
  402cf4:	sub	x13, x29, #0x10
  402cf8:	strb	wzr, [x12, #1]
  402cfc:	strb	w11, [x12]
  402d00:	ubfx	w12, w14, #10, #6
  402d04:	lsr	w11, w14, #10
  402d08:	cbz	w12, 402d18 <sqrt@plt+0x1258>
  402d0c:	orr	w12, w12, #0x40
  402d10:	orr	x13, x13, #0x1
  402d14:	sturb	w12, [x29, #-16]
  402d18:	orr	w11, w11, w14, lsr #4
  402d1c:	tst	w11, #0x3f
  402d20:	b.eq	402d30 <sqrt@plt+0x1270>  // b.none
  402d24:	mov	w11, #0x40                  	// #64
  402d28:	bfxil	w11, w14, #4, #6
  402d2c:	strb	w11, [x13], #1
  402d30:	cmp	w10, #0x0
  402d34:	mov	w10, #0x20                  	// #32
  402d38:	mov	w12, #0x30                  	// #48
  402d3c:	csel	w10, w12, w10, ge  // ge = tcont
  402d40:	cmp	w9, #0x0
  402d44:	bfxil	w10, w14, #0, #4
  402d48:	cneg	w12, w9, mi  // mi = first
  402d4c:	add	x11, sp, #0x10
  402d50:	strb	wzr, [x13, #1]
  402d54:	strb	w10, [x13]
  402d58:	ubfx	w13, w12, #10, #6
  402d5c:	lsr	w10, w12, #10
  402d60:	cbz	w13, 402d70 <sqrt@plt+0x12b0>
  402d64:	orr	w13, w13, #0x40
  402d68:	orr	x11, x11, #0x1
  402d6c:	strb	w13, [sp, #16]
  402d70:	orr	w10, w10, w12, lsr #4
  402d74:	tst	w10, #0x3f
  402d78:	b.eq	402d88 <sqrt@plt+0x12c8>  // b.none
  402d7c:	mov	w10, #0x40                  	// #64
  402d80:	bfxil	w10, w12, #4, #6
  402d84:	strb	w10, [x11], #1
  402d88:	cmp	w9, #0x1
  402d8c:	mov	w9, #0x20                  	// #32
  402d90:	mov	w13, #0x30                  	// #48
  402d94:	csel	w13, w13, w9, lt  // lt = tstop
  402d98:	cmp	w8, #0x0
  402d9c:	bfxil	w13, w12, #0, #4
  402da0:	cneg	w9, w8, mi  // mi = first
  402da4:	sub	x10, x29, #0x4
  402da8:	strb	wzr, [x11, #1]
  402dac:	strb	w13, [x11]
  402db0:	ubfx	w12, w9, #10, #6
  402db4:	lsr	w11, w9, #10
  402db8:	cbz	w12, 402dc8 <sqrt@plt+0x1308>
  402dbc:	orr	w12, w12, #0x40
  402dc0:	orr	x10, x10, #0x1
  402dc4:	sturb	w12, [x29, #-4]
  402dc8:	orr	w11, w11, w9, lsr #4
  402dcc:	tst	w11, #0x3f
  402dd0:	b.eq	402de0 <sqrt@plt+0x1320>  // b.none
  402dd4:	mov	w11, #0x40                  	// #64
  402dd8:	bfxil	w11, w9, #4, #6
  402ddc:	strb	w11, [x10], #1
  402de0:	cmp	w8, #0x1
  402de4:	mov	w8, #0x20                  	// #32
  402de8:	mov	w11, #0x30                  	// #48
  402dec:	csel	w8, w11, w8, lt  // lt = tstop
  402df0:	bfxil	w8, w9, #0, #4
  402df4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402df8:	mov	w12, #0x31                  	// #49
  402dfc:	strb	w8, [x10]
  402e00:	sub	x8, x29, #0x8
  402e04:	sub	x9, x29, #0x4
  402e08:	add	x0, x0, #0x652
  402e0c:	sub	x1, x29, #0xc
  402e10:	add	x2, sp, #0x20
  402e14:	sub	x3, x29, #0x14
  402e18:	sub	x4, x29, #0x18
  402e1c:	sub	x5, x29, #0x1c
  402e20:	sub	x6, x29, #0x10
  402e24:	add	x7, sp, #0x10
  402e28:	strb	wzr, [x10, #1]
  402e2c:	sturh	w12, [x29, #-8]
  402e30:	stp	x9, x8, [sp]
  402e34:	bl	4040e0 <sqrt@plt+0x2620>
  402e38:	b	403a9c <sqrt@plt+0x1fdc>
  402e3c:	cmp	w23, #0x45
  402e40:	b.le	403038 <sqrt@plt+0x1578>
  402e44:	cmp	w23, #0x46
  402e48:	b.eq	403a9c <sqrt@plt+0x1fdc>  // b.none
  402e4c:	cmp	w23, #0x50
  402e50:	b.eq	403454 <sqrt@plt+0x1994>  // b.none
  402e54:	cmp	w23, #0x52
  402e58:	b.ne	403884 <sqrt@plt+0x1dc4>  // b.any
  402e5c:	cmp	w22, #0x2
  402e60:	b.ne	4038e8 <sqrt@plt+0x1e28>  // b.any
  402e64:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e68:	ldr	x8, [x8, #872]
  402e6c:	cbz	x8, 403ac8 <sqrt@plt+0x2008>
  402e70:	ldr	w1, [x20, #52]
  402e74:	mov	x0, x20
  402e78:	bl	404608 <sqrt@plt+0x2b48>
  402e7c:	ldp	w14, w9, [x21, #8]
  402e80:	ldp	w10, w8, [x19]
  402e84:	add	x12, sp, #0x20
  402e88:	cmp	w14, #0x0
  402e8c:	cneg	w13, w14, mi  // mi = first
  402e90:	ubfx	w15, w13, #10, #6
  402e94:	lsr	w11, w13, #10
  402e98:	cbz	w15, 402ea8 <sqrt@plt+0x13e8>
  402e9c:	orr	w15, w15, #0x40
  402ea0:	orr	x12, x12, #0x1
  402ea4:	strb	w15, [sp, #32]
  402ea8:	orr	w11, w11, w13, lsr #4
  402eac:	tst	w11, #0x3f
  402eb0:	b.eq	402ec0 <sqrt@plt+0x1400>  // b.none
  402eb4:	mov	w11, #0x40                  	// #64
  402eb8:	bfxil	w11, w13, #4, #6
  402ebc:	strb	w11, [x12], #1
  402ec0:	cmp	w14, #0x0
  402ec4:	mov	w14, #0x20                  	// #32
  402ec8:	mov	w15, #0x30                  	// #48
  402ecc:	csel	w14, w15, w14, ge  // ge = tcont
  402ed0:	cmp	w10, #0x0
  402ed4:	bfxil	w14, w13, #0, #4
  402ed8:	cneg	w13, w10, mi  // mi = first
  402edc:	sub	x11, x29, #0x18
  402ee0:	strb	wzr, [x12, #1]
  402ee4:	strb	w14, [x12]
  402ee8:	ubfx	w14, w13, #10, #6
  402eec:	lsr	w12, w13, #10
  402ef0:	cbz	w14, 402f00 <sqrt@plt+0x1440>
  402ef4:	orr	w14, w14, #0x40
  402ef8:	orr	x11, x11, #0x1
  402efc:	sturb	w14, [x29, #-24]
  402f00:	orr	w12, w12, w13, lsr #4
  402f04:	tst	w12, #0x3f
  402f08:	b.eq	402f18 <sqrt@plt+0x1458>  // b.none
  402f0c:	mov	w12, #0x40                  	// #64
  402f10:	bfxil	w12, w13, #4, #6
  402f14:	strb	w12, [x11], #1
  402f18:	cmp	w10, #0x0
  402f1c:	mov	w10, #0x20                  	// #32
  402f20:	mov	w14, #0x30                  	// #48
  402f24:	csel	w10, w14, w10, ge  // ge = tcont
  402f28:	cmp	w9, #0x0
  402f2c:	bfxil	w10, w13, #0, #4
  402f30:	cneg	w13, w9, mi  // mi = first
  402f34:	sub	x12, x29, #0x14
  402f38:	strb	wzr, [x11, #1]
  402f3c:	strb	w10, [x11]
  402f40:	ubfx	w11, w13, #10, #6
  402f44:	lsr	w10, w13, #10
  402f48:	cbz	w11, 402f58 <sqrt@plt+0x1498>
  402f4c:	orr	w11, w11, #0x40
  402f50:	orr	x12, x12, #0x1
  402f54:	sturb	w11, [x29, #-20]
  402f58:	orr	w10, w10, w13, lsr #4
  402f5c:	tst	w10, #0x3f
  402f60:	b.eq	402f70 <sqrt@plt+0x14b0>  // b.none
  402f64:	mov	w10, #0x40                  	// #64
  402f68:	bfxil	w10, w13, #4, #6
  402f6c:	strb	w10, [x12], #1
  402f70:	cmp	w9, #0x0
  402f74:	mov	w9, #0x20                  	// #32
  402f78:	mov	w11, #0x30                  	// #48
  402f7c:	csel	w11, w11, w9, ge  // ge = tcont
  402f80:	cmp	w8, #0x0
  402f84:	bfxil	w11, w13, #0, #4
  402f88:	cneg	w9, w8, mi  // mi = first
  402f8c:	sub	x10, x29, #0x1c
  402f90:	strb	wzr, [x12, #1]
  402f94:	strb	w11, [x12]
  402f98:	ubfx	w12, w9, #10, #6
  402f9c:	lsr	w11, w9, #10
  402fa0:	cbz	w12, 402fb0 <sqrt@plt+0x14f0>
  402fa4:	orr	w12, w12, #0x40
  402fa8:	orr	x10, x10, #0x1
  402fac:	sturb	w12, [x29, #-28]
  402fb0:	orr	w11, w11, w9, lsr #4
  402fb4:	tst	w11, #0x3f
  402fb8:	b.eq	402fc8 <sqrt@plt+0x1508>  // b.none
  402fbc:	mov	w11, #0x40                  	// #64
  402fc0:	bfxil	w11, w9, #4, #6
  402fc4:	strb	w11, [x10], #1
  402fc8:	cmp	w8, #0x0
  402fcc:	mov	w8, #0x20                  	// #32
  402fd0:	mov	w11, #0x30                  	// #48
  402fd4:	csel	w8, w11, w8, ge  // ge = tcont
  402fd8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  402fdc:	bfxil	w8, w9, #0, #4
  402fe0:	add	x0, x0, #0x617
  402fe4:	add	x1, sp, #0x20
  402fe8:	sub	x2, x29, #0x18
  402fec:	sub	x3, x29, #0x14
  402ff0:	sub	x4, x29, #0x1c
  402ff4:	strb	w8, [x10]
  402ff8:	strb	wzr, [x10, #1]
  402ffc:	bl	4040e0 <sqrt@plt+0x2620>
  403000:	b	403a9c <sqrt@plt+0x1fdc>
  403004:	cmp	w23, #0x70
  403008:	b.eq	403478 <sqrt@plt+0x19b8>  // b.none
  40300c:	cmp	w23, #0x7e
  403010:	b.eq	4034ec <sqrt@plt+0x1a2c>  // b.none
  403014:	cmp	w23, #0x74
  403018:	b.ne	403884 <sqrt@plt+0x1dc4>  // b.any
  40301c:	cbz	w22, 403a14 <sqrt@plt+0x1f54>
  403020:	sub	w8, w22, #0x1
  403024:	cmp	w8, #0x2
  403028:	b.cc	403a20 <sqrt@plt+0x1f60>  // b.lo, b.ul, b.last
  40302c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403030:	add	x0, x0, #0x3fa
  403034:	b	4038f0 <sqrt@plt+0x1e30>
  403038:	cmp	w23, #0x43
  40303c:	b.eq	403728 <sqrt@plt+0x1c68>  // b.none
  403040:	cmp	w23, #0x45
  403044:	b.ne	403884 <sqrt@plt+0x1dc4>  // b.any
  403048:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40304c:	ldr	x8, [x8, #872]
  403050:	cbnz	x8, 40305c <sqrt@plt+0x159c>
  403054:	mov	x0, x20
  403058:	bl	402894 <sqrt@plt+0xdd4>
  40305c:	ldr	w1, [x20, #52]
  403060:	mov	x0, x20
  403064:	bl	404608 <sqrt@plt+0x2b48>
  403068:	b	4032a8 <sqrt@plt+0x17e8>
  40306c:	sub	w8, w22, #0x1
  403070:	cmp	w8, #0x2
  403074:	b.cc	4038ac <sqrt@plt+0x1dec>  // b.lo, b.ul, b.last
  403078:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40307c:	add	x0, x0, #0x45d
  403080:	b	4038f0 <sqrt@plt+0x1e30>
  403084:	cmp	w22, #0x2
  403088:	b.ne	4038dc <sqrt@plt+0x1e1c>  // b.any
  40308c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403090:	ldr	x8, [x8, #872]
  403094:	cbnz	x8, 4030a0 <sqrt@plt+0x15e0>
  403098:	mov	x0, x20
  40309c:	bl	402894 <sqrt@plt+0xdd4>
  4030a0:	ldp	w12, w8, [x21, #8]
  4030a4:	ldp	w20, w19, [x19]
  4030a8:	add	x10, sp, #0x20
  4030ac:	cmp	w12, #0x0
  4030b0:	cneg	w11, w12, mi  // mi = first
  4030b4:	ubfx	w13, w11, #10, #6
  4030b8:	lsr	w9, w11, #10
  4030bc:	cbz	w13, 4030cc <sqrt@plt+0x160c>
  4030c0:	orr	w13, w13, #0x40
  4030c4:	orr	x10, x10, #0x1
  4030c8:	strb	w13, [sp, #32]
  4030cc:	orr	w9, w9, w11, lsr #4
  4030d0:	tst	w9, #0x3f
  4030d4:	b.eq	4030e4 <sqrt@plt+0x1624>  // b.none
  4030d8:	mov	w9, #0x40                  	// #64
  4030dc:	bfxil	w9, w11, #4, #6
  4030e0:	strb	w9, [x10], #1
  4030e4:	cmp	w12, #0x0
  4030e8:	mov	w12, #0x20                  	// #32
  4030ec:	mov	w13, #0x30                  	// #48
  4030f0:	csel	w12, w13, w12, ge  // ge = tcont
  4030f4:	cmp	w8, #0x0
  4030f8:	bfxil	w12, w11, #0, #4
  4030fc:	cneg	w11, w8, mi  // mi = first
  403100:	sub	x9, x29, #0x14
  403104:	strb	wzr, [x10, #1]
  403108:	strb	w12, [x10]
  40310c:	ubfx	w12, w11, #10, #6
  403110:	lsr	w10, w11, #10
  403114:	cbz	w12, 403124 <sqrt@plt+0x1664>
  403118:	orr	w12, w12, #0x40
  40311c:	orr	x9, x9, #0x1
  403120:	sturb	w12, [x29, #-20]
  403124:	orr	w10, w10, w11, lsr #4
  403128:	tst	w10, #0x3f
  40312c:	b.eq	40313c <sqrt@plt+0x167c>  // b.none
  403130:	mov	w10, #0x40                  	// #64
  403134:	bfxil	w10, w11, #4, #6
  403138:	strb	w10, [x9], #1
  40313c:	cmp	w8, #0x0
  403140:	mov	w8, #0x20                  	// #32
  403144:	mov	w10, #0x30                  	// #48
  403148:	csel	w8, w10, w8, ge  // ge = tcont
  40314c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403150:	bfxil	w8, w11, #0, #4
  403154:	add	x0, x0, #0x604
  403158:	add	x1, sp, #0x20
  40315c:	sub	x2, x29, #0x14
  403160:	add	x21, sp, #0x20
  403164:	strb	w8, [x9]
  403168:	strb	wzr, [x9, #1]
  40316c:	sub	x22, x29, #0x14
  403170:	bl	4040e0 <sqrt@plt+0x2620>
  403174:	cmp	w20, #0x0
  403178:	cneg	w8, w20, mi  // mi = first
  40317c:	ubfx	w10, w8, #10, #6
  403180:	lsr	w9, w8, #10
  403184:	cbz	w10, 403194 <sqrt@plt+0x16d4>
  403188:	orr	x21, x21, #0x1
  40318c:	orr	w10, w10, #0x40
  403190:	strb	w10, [sp, #32]
  403194:	orr	w9, w9, w8, lsr #4
  403198:	tst	w9, #0x3f
  40319c:	b.eq	4031ac <sqrt@plt+0x16ec>  // b.none
  4031a0:	mov	w9, #0x40                  	// #64
  4031a4:	bfxil	w9, w8, #4, #6
  4031a8:	strb	w9, [x21], #1
  4031ac:	cmp	w20, #0x0
  4031b0:	mov	w9, #0x20                  	// #32
  4031b4:	mov	w10, #0x30                  	// #48
  4031b8:	csel	w9, w10, w9, ge  // ge = tcont
  4031bc:	cmp	w19, #0x0
  4031c0:	bfxil	w9, w8, #0, #4
  4031c4:	cneg	w8, w19, mi  // mi = first
  4031c8:	ubfx	w11, w8, #10, #6
  4031cc:	lsr	w10, w8, #10
  4031d0:	strb	wzr, [x21, #1]
  4031d4:	strb	w9, [x21]
  4031d8:	cbz	w11, 403a44 <sqrt@plt+0x1f84>
  4031dc:	orr	x9, x22, #0x1
  4031e0:	orr	w11, w11, #0x40
  4031e4:	sturb	w11, [x29, #-20]
  4031e8:	b	403a48 <sqrt@plt+0x1f88>
  4031ec:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4031f0:	ldr	x8, [x8, #872]
  4031f4:	cbnz	x8, 403200 <sqrt@plt+0x1740>
  4031f8:	mov	x0, x20
  4031fc:	bl	402894 <sqrt@plt+0xdd4>
  403200:	ldr	w8, [x20, #56]
  403204:	cbz	w8, 403748 <sqrt@plt+0x1c88>
  403208:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40320c:	mov	w8, #0x30                  	// #48
  403210:	mov	w9, #0x31                  	// #49
  403214:	add	x0, x0, #0x60a
  403218:	add	x1, sp, #0x20
  40321c:	sub	x2, x29, #0x14
  403220:	sub	x3, x29, #0x18
  403224:	sub	x4, x29, #0x1c
  403228:	sub	x5, x29, #0x10
  40322c:	strh	w8, [sp, #32]
  403230:	sturh	w9, [x29, #-20]
  403234:	sturh	w8, [x29, #-24]
  403238:	sturh	w8, [x29, #-28]
  40323c:	sturh	w8, [x29, #-16]
  403240:	bl	4040e0 <sqrt@plt+0x2620>
  403244:	str	wzr, [x20, #56]
  403248:	b	403748 <sqrt@plt+0x1c88>
  40324c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403250:	ldr	x8, [x8, #872]
  403254:	cbnz	x8, 403260 <sqrt@plt+0x17a0>
  403258:	mov	x0, x20
  40325c:	bl	402894 <sqrt@plt+0xdd4>
  403260:	ldr	w8, [x20, #56]
  403264:	cbz	w8, 4032a8 <sqrt@plt+0x17e8>
  403268:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40326c:	mov	w8, #0x30                  	// #48
  403270:	mov	w9, #0x31                  	// #49
  403274:	add	x0, x0, #0x60a
  403278:	add	x1, sp, #0x20
  40327c:	sub	x2, x29, #0x14
  403280:	sub	x3, x29, #0x18
  403284:	sub	x4, x29, #0x1c
  403288:	sub	x5, x29, #0x10
  40328c:	strh	w8, [sp, #32]
  403290:	sturh	w9, [x29, #-20]
  403294:	sturh	w8, [x29, #-24]
  403298:	sturh	w8, [x29, #-28]
  40329c:	sturh	w8, [x29, #-16]
  4032a0:	bl	4040e0 <sqrt@plt+0x2620>
  4032a4:	str	wzr, [x20, #56]
  4032a8:	ldp	w9, w8, [x19]
  4032ac:	ldp	w10, w11, [x21, #8]
  4032b0:	add	x14, sp, #0x20
  4032b4:	cmp	w9, #0x0
  4032b8:	cinc	w12, w9, lt  // lt = tstop
  4032bc:	cmp	w8, #0x0
  4032c0:	add	w16, w10, w12, asr #1
  4032c4:	cinc	w10, w8, lt  // lt = tstop
  4032c8:	cmp	w16, #0x0
  4032cc:	cneg	w15, w16, mi  // mi = first
  4032d0:	ubfx	w17, w15, #10, #6
  4032d4:	lsr	w13, w15, #10
  4032d8:	cbz	w17, 4032e8 <sqrt@plt+0x1828>
  4032dc:	orr	w17, w17, #0x40
  4032e0:	orr	x14, x14, #0x1
  4032e4:	strb	w17, [sp, #32]
  4032e8:	orr	w13, w13, w15, lsr #4
  4032ec:	tst	w13, #0x3f
  4032f0:	b.eq	403300 <sqrt@plt+0x1840>  // b.none
  4032f4:	mov	w13, #0x40                  	// #64
  4032f8:	bfxil	w13, w15, #4, #6
  4032fc:	strb	w13, [x14], #1
  403300:	cmp	w16, #0x0
  403304:	mov	w16, #0x20                  	// #32
  403308:	mov	w17, #0x30                  	// #48
  40330c:	csel	w16, w17, w16, ge  // ge = tcont
  403310:	cmp	w11, #0x0
  403314:	bfxil	w16, w15, #0, #4
  403318:	cneg	w15, w11, mi  // mi = first
  40331c:	sub	x13, x29, #0x14
  403320:	strb	wzr, [x14, #1]
  403324:	strb	w16, [x14]
  403328:	ubfx	w16, w15, #10, #6
  40332c:	lsr	w14, w15, #10
  403330:	cbz	w16, 403340 <sqrt@plt+0x1880>
  403334:	orr	w16, w16, #0x40
  403338:	orr	x13, x13, #0x1
  40333c:	sturb	w16, [x29, #-20]
  403340:	orr	w14, w14, w15, lsr #4
  403344:	tst	w14, #0x3f
  403348:	asr	w14, w12, #1
  40334c:	b.eq	40335c <sqrt@plt+0x189c>  // b.none
  403350:	mov	w12, #0x40                  	// #64
  403354:	bfxil	w12, w15, #4, #6
  403358:	strb	w12, [x13], #1
  40335c:	cmp	w11, #0x0
  403360:	mov	w11, #0x20                  	// #32
  403364:	mov	w16, #0x30                  	// #48
  403368:	csel	w16, w16, w11, ge  // ge = tcont
  40336c:	cmp	w14, #0x0
  403370:	bfxil	w16, w15, #0, #4
  403374:	cneg	w11, w14, mi  // mi = first
  403378:	sub	x12, x29, #0x18
  40337c:	strb	wzr, [x13, #1]
  403380:	strb	w16, [x13]
  403384:	ubfx	w14, w11, #10, #6
  403388:	lsr	w13, w11, #10
  40338c:	cbz	w14, 40339c <sqrt@plt+0x18dc>
  403390:	orr	w14, w14, #0x40
  403394:	orr	x12, x12, #0x1
  403398:	sturb	w14, [x29, #-24]
  40339c:	orr	w13, w13, w11, lsr #4
  4033a0:	tst	w13, #0x3f
  4033a4:	asr	w13, w10, #1
  4033a8:	b.eq	4033b8 <sqrt@plt+0x18f8>  // b.none
  4033ac:	mov	w10, #0x40                  	// #64
  4033b0:	bfxil	w10, w11, #4, #6
  4033b4:	strb	w10, [x12], #1
  4033b8:	cmn	w9, #0x2
  4033bc:	mov	w9, #0x20                  	// #32
  4033c0:	mov	w14, #0x30                  	// #48
  4033c4:	csel	w14, w14, w9, gt
  4033c8:	cmp	w13, #0x0
  4033cc:	bfxil	w14, w11, #0, #4
  4033d0:	cneg	w9, w13, mi  // mi = first
  4033d4:	sub	x10, x29, #0x1c
  4033d8:	strb	wzr, [x12, #1]
  4033dc:	strb	w14, [x12]
  4033e0:	ubfx	w12, w9, #10, #6
  4033e4:	lsr	w11, w9, #10
  4033e8:	cbz	w12, 4033f8 <sqrt@plt+0x1938>
  4033ec:	orr	w12, w12, #0x40
  4033f0:	orr	x10, x10, #0x1
  4033f4:	sturb	w12, [x29, #-28]
  4033f8:	orr	w11, w11, w9, lsr #4
  4033fc:	tst	w11, #0x3f
  403400:	b.eq	403410 <sqrt@plt+0x1950>  // b.none
  403404:	mov	w11, #0x40                  	// #64
  403408:	bfxil	w11, w9, #4, #6
  40340c:	strb	w11, [x10], #1
  403410:	cmn	w8, #0x2
  403414:	mov	w8, #0x20                  	// #32
  403418:	mov	w11, #0x30                  	// #48
  40341c:	csel	w8, w11, w8, gt
  403420:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403424:	bfxil	w8, w9, #0, #4
  403428:	add	x0, x0, #0x643
  40342c:	add	x1, sp, #0x20
  403430:	sub	x2, x29, #0x14
  403434:	sub	x3, x29, #0x18
  403438:	sub	x4, x29, #0x1c
  40343c:	sub	x5, x29, #0x10
  403440:	strb	wzr, [x10, #1]
  403444:	strb	w8, [x10]
  403448:	sturh	w11, [x29, #-16]
  40344c:	bl	4040e0 <sqrt@plt+0x2620>
  403450:	b	403a9c <sqrt@plt+0x1fdc>
  403454:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403458:	ldr	x8, [x8, #872]
  40345c:	cbnz	x8, 403468 <sqrt@plt+0x19a8>
  403460:	mov	x0, x20
  403464:	bl	402894 <sqrt@plt+0xdd4>
  403468:	ldr	w1, [x20, #52]
  40346c:	mov	x0, x20
  403470:	bl	404608 <sqrt@plt+0x2b48>
  403474:	b	4034d4 <sqrt@plt+0x1a14>
  403478:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40347c:	ldr	x8, [x8, #872]
  403480:	cbnz	x8, 40348c <sqrt@plt+0x19cc>
  403484:	mov	x0, x20
  403488:	bl	402894 <sqrt@plt+0xdd4>
  40348c:	ldr	w8, [x20, #56]
  403490:	cbz	w8, 4034d4 <sqrt@plt+0x1a14>
  403494:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403498:	mov	w8, #0x30                  	// #48
  40349c:	mov	w9, #0x31                  	// #49
  4034a0:	add	x0, x0, #0x60a
  4034a4:	add	x1, sp, #0x20
  4034a8:	sub	x2, x29, #0x14
  4034ac:	sub	x3, x29, #0x18
  4034b0:	sub	x4, x29, #0x1c
  4034b4:	sub	x5, x29, #0x10
  4034b8:	strh	w8, [sp, #32]
  4034bc:	sturh	w9, [x29, #-20]
  4034c0:	sturh	w8, [x29, #-24]
  4034c4:	sturh	w8, [x29, #-28]
  4034c8:	sturh	w8, [x29, #-16]
  4034cc:	bl	4040e0 <sqrt@plt+0x2620>
  4034d0:	str	wzr, [x20, #56]
  4034d4:	ldp	w1, w2, [x21, #8]
  4034d8:	mov	x0, x20
  4034dc:	mov	w3, w22
  4034e0:	mov	x4, x19
  4034e4:	bl	4046f4 <sqrt@plt+0x2c34>
  4034e8:	b	403a9c <sqrt@plt+0x1fdc>
  4034ec:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4034f0:	ldr	x8, [x8, #872]
  4034f4:	cbnz	x8, 403500 <sqrt@plt+0x1a40>
  4034f8:	mov	x0, x20
  4034fc:	bl	402894 <sqrt@plt+0xdd4>
  403500:	ldr	w8, [x20, #56]
  403504:	cbz	w8, 403548 <sqrt@plt+0x1a88>
  403508:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40350c:	mov	w8, #0x30                  	// #48
  403510:	mov	w9, #0x31                  	// #49
  403514:	add	x0, x0, #0x60a
  403518:	add	x1, sp, #0x20
  40351c:	sub	x2, x29, #0x14
  403520:	sub	x3, x29, #0x18
  403524:	sub	x4, x29, #0x1c
  403528:	sub	x5, x29, #0x10
  40352c:	strh	w8, [sp, #32]
  403530:	sturh	w9, [x29, #-20]
  403534:	sturh	w8, [x29, #-24]
  403538:	sturh	w8, [x29, #-28]
  40353c:	sturh	w8, [x29, #-16]
  403540:	bl	4040e0 <sqrt@plt+0x2620>
  403544:	str	wzr, [x20, #56]
  403548:	ldp	w23, w21, [x21, #8]
  40354c:	ldp	w8, w10, [x19]
  403550:	cmp	w22, #0x0
  403554:	cinc	w20, w22, lt  // lt = tstop
  403558:	cmp	w23, #0x0
  40355c:	add	w11, w8, w23
  403560:	add	w8, w10, w21
  403564:	cneg	w10, w23, mi  // mi = first
  403568:	sub	x9, x29, #0x18
  40356c:	ubfx	w13, w10, #10, #6
  403570:	lsr	w12, w10, #10
  403574:	cbz	w13, 403584 <sqrt@plt+0x1ac4>
  403578:	orr	w13, w13, #0x40
  40357c:	orr	x9, x9, #0x1
  403580:	sturb	w13, [x29, #-24]
  403584:	scvtf	d14, w11
  403588:	orr	w11, w12, w10, lsr #4
  40358c:	scvtf	d10, w23
  403590:	scvtf	d11, w21
  403594:	tst	w11, #0x3f
  403598:	scvtf	d15, w8
  40359c:	b.eq	4035ac <sqrt@plt+0x1aec>  // b.none
  4035a0:	mov	w8, #0x40                  	// #64
  4035a4:	bfxil	w8, w10, #4, #6
  4035a8:	strb	w8, [x9], #1
  4035ac:	cmp	w23, #0x0
  4035b0:	mov	w11, #0x20                  	// #32
  4035b4:	mov	w12, #0x30                  	// #48
  4035b8:	csel	w11, w12, w11, ge  // ge = tcont
  4035bc:	cmp	w21, #0x0
  4035c0:	bfxil	w11, w10, #0, #4
  4035c4:	cneg	w10, w21, mi  // mi = first
  4035c8:	fadd	d1, d10, d14
  4035cc:	fmov	d13, #5.000000000000000000e-01
  4035d0:	fadd	d0, d11, d15
  4035d4:	sub	x8, x29, #0x1c
  4035d8:	strb	wzr, [x9, #1]
  4035dc:	strb	w11, [x9]
  4035e0:	ubfx	w11, w10, #10, #6
  4035e4:	lsr	w9, w10, #10
  4035e8:	cbz	w11, 4035f8 <sqrt@plt+0x1b38>
  4035ec:	orr	w11, w11, #0x40
  4035f0:	orr	x8, x8, #0x1
  4035f4:	sturb	w11, [x29, #-28]
  4035f8:	orr	w9, w9, w10, lsr #4
  4035fc:	fmul	d8, d1, d13
  403600:	tst	w9, #0x3f
  403604:	fmul	d9, d0, d13
  403608:	b.eq	403618 <sqrt@plt+0x1b58>  // b.none
  40360c:	mov	w9, #0x40                  	// #64
  403610:	bfxil	w9, w10, #4, #6
  403614:	strb	w9, [x8], #1
  403618:	cmp	w21, #0x0
  40361c:	mov	w9, #0x20                  	// #32
  403620:	mov	w11, #0x30                  	// #48
  403624:	csel	w9, w11, w9, ge  // ge = tcont
  403628:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40362c:	bfxil	w9, w10, #0, #4
  403630:	add	x0, x0, #0x604
  403634:	sub	x1, x29, #0x18
  403638:	sub	x2, x29, #0x1c
  40363c:	strb	w9, [x8]
  403640:	strb	wzr, [x8, #1]
  403644:	bl	4040e0 <sqrt@plt+0x2620>
  403648:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40364c:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403650:	mov	v0.16b, v8.16b
  403654:	mov	v1.16b, v9.16b
  403658:	mov	w0, wzr
  40365c:	str	w23, [x8, #896]
  403660:	str	w21, [x9, #900]
  403664:	bl	4041ac <sqrt@plt+0x26ec>
  403668:	cmp	w22, #0x4
  40366c:	b.lt	403908 <sqrt@plt+0x1e48>  // b.tstop
  403670:	fmov	d1, #3.000000000000000000e+00
  403674:	asr	w8, w20, #1
  403678:	fmul	d0, d14, d1
  40367c:	fmul	d1, d15, d1
  403680:	add	x19, x19, #0xc
  403684:	sub	x20, x8, #0x1
  403688:	fadd	d2, d0, d10
  40368c:	fadd	d3, d1, d11
  403690:	mov	v0.16b, v8.16b
  403694:	mov	v1.16b, v9.16b
  403698:	fmov	d9, #3.000000000000000000e+00
  40369c:	ldur	w8, [x19, #-4]
  4036a0:	fmul	d6, d14, d9
  4036a4:	fmul	d4, d15, d9
  4036a8:	fmov	d17, #2.500000000000000000e-01
  4036ac:	scvtf	d7, w8
  4036b0:	ldr	w8, [x19], #8
  4036b4:	fadd	d10, d14, d7
  4036b8:	mov	v8.16b, v13.16b
  4036bc:	fmul	d3, d3, d17
  4036c0:	scvtf	d5, w8
  4036c4:	fadd	d11, d15, d5
  4036c8:	fadd	d5, d6, d10
  4036cc:	fadd	d6, d14, d10
  4036d0:	fadd	d7, d15, d11
  4036d4:	fadd	d16, d4, d11
  4036d8:	fmul	d12, d6, d13
  4036dc:	fmul	d13, d7, d13
  4036e0:	fmul	d2, d2, d17
  4036e4:	fmul	d4, d5, d17
  4036e8:	fmul	d5, d16, d17
  4036ec:	mov	v6.16b, v12.16b
  4036f0:	mov	v7.16b, v13.16b
  4036f4:	bl	4044cc <sqrt@plt+0x2a0c>
  4036f8:	fmul	d0, d10, d9
  4036fc:	fmul	d1, d11, d9
  403700:	subs	x20, x20, #0x1
  403704:	fadd	d2, d14, d0
  403708:	fadd	d3, d15, d1
  40370c:	mov	v15.16b, v11.16b
  403710:	mov	v14.16b, v10.16b
  403714:	mov	v1.16b, v13.16b
  403718:	mov	v13.16b, v8.16b
  40371c:	mov	v0.16b, v12.16b
  403720:	b.ne	40369c <sqrt@plt+0x1bdc>  // b.any
  403724:	b	403910 <sqrt@plt+0x1e50>
  403728:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40372c:	ldr	x8, [x8, #872]
  403730:	cbnz	x8, 40373c <sqrt@plt+0x1c7c>
  403734:	mov	x0, x20
  403738:	bl	402894 <sqrt@plt+0xdd4>
  40373c:	ldr	w1, [x20, #52]
  403740:	mov	x0, x20
  403744:	bl	404608 <sqrt@plt+0x2b48>
  403748:	ldr	w8, [x19]
  40374c:	ldp	w11, w9, [x21, #8]
  403750:	add	x12, sp, #0x20
  403754:	cmp	w8, #0x0
  403758:	cinc	w10, w8, lt  // lt = tstop
  40375c:	add	w14, w11, w10, asr #1
  403760:	cmp	w14, #0x0
  403764:	cneg	w13, w14, mi  // mi = first
  403768:	ubfx	w15, w13, #10, #6
  40376c:	lsr	w11, w13, #10
  403770:	cbz	w15, 403780 <sqrt@plt+0x1cc0>
  403774:	orr	w15, w15, #0x40
  403778:	orr	x12, x12, #0x1
  40377c:	strb	w15, [sp, #32]
  403780:	orr	w11, w11, w13, lsr #4
  403784:	tst	w11, #0x3f
  403788:	b.eq	403798 <sqrt@plt+0x1cd8>  // b.none
  40378c:	mov	w11, #0x40                  	// #64
  403790:	bfxil	w11, w13, #4, #6
  403794:	strb	w11, [x12], #1
  403798:	cmp	w14, #0x0
  40379c:	mov	w14, #0x20                  	// #32
  4037a0:	mov	w15, #0x30                  	// #48
  4037a4:	csel	w14, w15, w14, ge  // ge = tcont
  4037a8:	cmp	w9, #0x0
  4037ac:	bfxil	w14, w13, #0, #4
  4037b0:	cneg	w13, w9, mi  // mi = first
  4037b4:	sub	x11, x29, #0x14
  4037b8:	strb	wzr, [x12, #1]
  4037bc:	strb	w14, [x12]
  4037c0:	ubfx	w14, w13, #10, #6
  4037c4:	lsr	w12, w13, #10
  4037c8:	cbz	w14, 4037d8 <sqrt@plt+0x1d18>
  4037cc:	orr	w14, w14, #0x40
  4037d0:	orr	x11, x11, #0x1
  4037d4:	sturb	w14, [x29, #-20]
  4037d8:	orr	w12, w12, w13, lsr #4
  4037dc:	tst	w12, #0x3f
  4037e0:	asr	w12, w10, #1
  4037e4:	b.eq	4037f4 <sqrt@plt+0x1d34>  // b.none
  4037e8:	mov	w10, #0x40                  	// #64
  4037ec:	bfxil	w10, w13, #4, #6
  4037f0:	strb	w10, [x11], #1
  4037f4:	cmp	w9, #0x0
  4037f8:	mov	w9, #0x20                  	// #32
  4037fc:	mov	w14, #0x30                  	// #48
  403800:	csel	w14, w14, w9, ge  // ge = tcont
  403804:	cmp	w12, #0x0
  403808:	bfxil	w14, w13, #0, #4
  40380c:	cneg	w9, w12, mi  // mi = first
  403810:	sub	x10, x29, #0x18
  403814:	strb	wzr, [x11, #1]
  403818:	strb	w14, [x11]
  40381c:	ubfx	w12, w9, #10, #6
  403820:	lsr	w11, w9, #10
  403824:	cbz	w12, 403834 <sqrt@plt+0x1d74>
  403828:	orr	w12, w12, #0x40
  40382c:	orr	x10, x10, #0x1
  403830:	sturb	w12, [x29, #-24]
  403834:	orr	w11, w11, w9, lsr #4
  403838:	tst	w11, #0x3f
  40383c:	b.eq	40384c <sqrt@plt+0x1d8c>  // b.none
  403840:	mov	w11, #0x40                  	// #64
  403844:	bfxil	w11, w9, #4, #6
  403848:	strb	w11, [x10], #1
  40384c:	cmn	w8, #0x2
  403850:	mov	w8, #0x20                  	// #32
  403854:	mov	w11, #0x30                  	// #48
  403858:	csel	w8, w11, w8, gt
  40385c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403860:	bfxil	w8, w9, #0, #4
  403864:	add	x0, x0, #0x63a
  403868:	add	x1, sp, #0x20
  40386c:	sub	x2, x29, #0x14
  403870:	sub	x3, x29, #0x18
  403874:	strb	w8, [x10]
  403878:	strb	wzr, [x10, #1]
  40387c:	bl	4040e0 <sqrt@plt+0x2620>
  403880:	b	403a9c <sqrt@plt+0x1fdc>
  403884:	add	x0, sp, #0x10
  403888:	mov	w1, w23
  40388c:	bl	407e6c <sqrt@plt+0x63ac>
  403890:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403894:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403898:	add	x2, x2, #0xf18
  40389c:	add	x0, x0, #0x47a
  4038a0:	add	x1, sp, #0x10
  4038a4:	mov	x3, x2
  4038a8:	b	403900 <sqrt@plt+0x1e40>
  4038ac:	ldr	w8, [x19]
  4038b0:	cmp	w8, #0x1
  4038b4:	b.eq	403a38 <sqrt@plt+0x1f78>  // b.none
  4038b8:	cmp	w8, #0x3e8
  4038bc:	b.ge	403a38 <sqrt@plt+0x1f78>  // b.tcont
  4038c0:	cbz	w8, 403b58 <sqrt@plt+0x2098>
  4038c4:	cmp	w8, #0x2
  4038c8:	b.lt	403a9c <sqrt@plt+0x1fdc>  // b.tstop
  4038cc:	cmp	w8, #0x3de
  4038d0:	b.lt	403c10 <sqrt@plt+0x2150>  // b.tstop
  4038d4:	mov	w8, #0xffffffe9            	// #-23
  4038d8:	b	403a3c <sqrt@plt+0x1f7c>
  4038dc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4038e0:	add	x0, x0, #0x421
  4038e4:	b	4038f0 <sqrt@plt+0x1e30>
  4038e8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4038ec:	add	x0, x0, #0x43f
  4038f0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4038f4:	add	x1, x1, #0xf18
  4038f8:	mov	x2, x1
  4038fc:	mov	x3, x1
  403900:	bl	408074 <sqrt@plt+0x65b4>
  403904:	b	403a9c <sqrt@plt+0x1fdc>
  403908:	mov	v10.16b, v14.16b
  40390c:	mov	v11.16b, v15.16b
  403910:	mov	v0.16b, v10.16b
  403914:	mov	v1.16b, v11.16b
  403918:	mov	w0, wzr
  40391c:	bl	4041ac <sqrt@plt+0x26ec>
  403920:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403924:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403928:	ldr	w11, [x19, #916]
  40392c:	ldr	w8, [x20, #920]
  403930:	orr	w8, w8, w11
  403934:	cbz	w8, 403a00 <sqrt@plt+0x1f40>
  403938:	cmp	w11, #0x0
  40393c:	cneg	w10, w11, mi  // mi = first
  403940:	add	x9, sp, #0x20
  403944:	ubfx	w12, w10, #10, #6
  403948:	lsr	w8, w10, #10
  40394c:	cbz	w12, 40395c <sqrt@plt+0x1e9c>
  403950:	orr	w12, w12, #0x40
  403954:	orr	x9, x9, #0x1
  403958:	strb	w12, [sp, #32]
  40395c:	orr	w8, w8, w10, lsr #4
  403960:	tst	w8, #0x3f
  403964:	b.eq	403974 <sqrt@plt+0x1eb4>  // b.none
  403968:	mov	w8, #0x40                  	// #64
  40396c:	bfxil	w8, w10, #4, #6
  403970:	strb	w8, [x9], #1
  403974:	cmp	w11, #0x0
  403978:	ldr	w11, [x20, #920]
  40397c:	mov	w12, #0x20                  	// #32
  403980:	mov	w13, #0x30                  	// #48
  403984:	csel	w12, w13, w12, ge  // ge = tcont
  403988:	bfxil	w12, w10, #0, #4
  40398c:	cmp	w11, #0x0
  403990:	strb	w12, [x9]
  403994:	strb	wzr, [x9, #1]
  403998:	cneg	w9, w11, mi  // mi = first
  40399c:	sub	x8, x29, #0x14
  4039a0:	ubfx	w12, w9, #10, #6
  4039a4:	lsr	w10, w9, #10
  4039a8:	cbz	w12, 4039b8 <sqrt@plt+0x1ef8>
  4039ac:	orr	w12, w12, #0x40
  4039b0:	orr	x8, x8, #0x1
  4039b4:	sturb	w12, [x29, #-20]
  4039b8:	orr	w10, w10, w9, lsr #4
  4039bc:	tst	w10, #0x3f
  4039c0:	b.eq	4039d0 <sqrt@plt+0x1f10>  // b.none
  4039c4:	mov	w10, #0x40                  	// #64
  4039c8:	bfxil	w10, w9, #4, #6
  4039cc:	strb	w10, [x8], #1
  4039d0:	cmp	w11, #0x0
  4039d4:	mov	w10, #0x20                  	// #32
  4039d8:	mov	w11, #0x30                  	// #48
  4039dc:	csel	w10, w11, w10, ge  // ge = tcont
  4039e0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4039e4:	bfxil	w10, w9, #0, #4
  4039e8:	add	x0, x0, #0x605
  4039ec:	add	x1, sp, #0x20
  4039f0:	sub	x2, x29, #0x14
  4039f4:	strb	w10, [x8]
  4039f8:	strb	wzr, [x8, #1]
  4039fc:	bl	4040e0 <sqrt@plt+0x2620>
  403a00:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403a04:	str	wzr, [x20, #920]
  403a08:	str	wzr, [x19, #916]
  403a0c:	strb	wzr, [x8, #912]
  403a10:	b	403a90 <sqrt@plt+0x1fd0>
  403a14:	mov	w8, #0x1                   	// #1
  403a18:	str	w8, [x20, #88]
  403a1c:	b	403a9c <sqrt@plt+0x1fdc>
  403a20:	ldr	w19, [x19]
  403a24:	cbz	w19, 403b50 <sqrt@plt+0x2090>
  403a28:	tbnz	w19, #31, 403b60 <sqrt@plt+0x20a0>
  403a2c:	str	w19, [x20, #88]
  403a30:	mov	w8, w19
  403a34:	b	403ba8 <sqrt@plt+0x20e8>
  403a38:	mov	w8, #0x1                   	// #1
  403a3c:	str	w8, [x20, #52]
  403a40:	b	403a9c <sqrt@plt+0x1fdc>
  403a44:	sub	x9, x29, #0x14
  403a48:	orr	w10, w10, w8, lsr #4
  403a4c:	tst	w10, #0x3f
  403a50:	b.eq	403a60 <sqrt@plt+0x1fa0>  // b.none
  403a54:	mov	w10, #0x40                  	// #64
  403a58:	bfxil	w10, w8, #4, #6
  403a5c:	strb	w10, [x9], #1
  403a60:	cmp	w19, #0x0
  403a64:	mov	w10, #0x20                  	// #32
  403a68:	mov	w11, #0x30                  	// #48
  403a6c:	csel	w10, w11, w10, ge  // ge = tcont
  403a70:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403a74:	bfxil	w10, w8, #0, #4
  403a78:	add	x0, x0, #0x605
  403a7c:	add	x1, sp, #0x20
  403a80:	sub	x2, x29, #0x14
  403a84:	strb	w10, [x9]
  403a88:	strb	wzr, [x9, #1]
  403a8c:	bl	4040e0 <sqrt@plt+0x2620>
  403a90:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403a94:	add	x0, x0, #0x621
  403a98:	bl	4040e0 <sqrt@plt+0x2620>
  403a9c:	ldp	x20, x19, [sp, #192]
  403aa0:	ldp	x22, x21, [sp, #176]
  403aa4:	ldp	x24, x23, [sp, #160]
  403aa8:	ldp	x26, x25, [sp, #144]
  403aac:	ldp	x29, x30, [sp, #128]
  403ab0:	ldp	d9, d8, [sp, #112]
  403ab4:	ldp	d11, d10, [sp, #96]
  403ab8:	ldp	d13, d12, [sp, #80]
  403abc:	ldp	d15, d14, [sp, #64]
  403ac0:	add	sp, sp, #0xd0
  403ac4:	ret
  403ac8:	ldp	w8, w9, [x21, #8]
  403acc:	adrp	x26, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ad0:	ldr	x0, [x26, #864]
  403ad4:	ldp	w24, w25, [x19]
  403ad8:	adrp	x23, 40e000 <_ZdlPvm@@Base+0xdf8>
  403adc:	sub	w21, w8, #0x40
  403ae0:	sub	w22, w9, #0x40
  403ae4:	add	x23, x23, #0x5cd
  403ae8:	mov	x1, x23
  403aec:	mov	w2, w22
  403af0:	mov	w3, w21
  403af4:	bl	401760 <fprintf@plt>
  403af8:	ldr	x3, [x26, #864]
  403afc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403b00:	add	x0, x0, #0x624
  403b04:	mov	w1, #0xa                   	// #10
  403b08:	mov	w2, #0x1                   	// #1
  403b0c:	bl	401a40 <fwrite@plt>
  403b10:	ldr	x0, [x26, #864]
  403b14:	add	w3, w24, w21
  403b18:	add	w2, w25, w22
  403b1c:	mov	x1, x23
  403b20:	bl	401760 <fprintf@plt>
  403b24:	ldr	x3, [x26, #864]
  403b28:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403b2c:	add	x0, x0, #0x62f
  403b30:	mov	w1, #0x4                   	// #4
  403b34:	mov	w2, #0x1                   	// #1
  403b38:	bl	401a40 <fwrite@plt>
  403b3c:	ldr	w8, [x19, #4]
  403b40:	str	w8, [x20, #64]
  403b44:	ldr	w8, [x19]
  403b48:	str	w8, [x20, #60]
  403b4c:	b	403a9c <sqrt@plt+0x1fdc>
  403b50:	mov	w8, #0x1                   	// #1
  403b54:	b	403ba4 <sqrt@plt+0x20e4>
  403b58:	str	wzr, [x20, #52]
  403b5c:	b	403a9c <sqrt@plt+0x1fdc>
  403b60:	adrp	x9, 423000 <_Znam@GLIBCXX_3.4>
  403b64:	ldr	w8, [x21, #4]
  403b68:	ldr	w9, [x9, #1536]
  403b6c:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b70:	ldr	w10, [x10, #3904]
  403b74:	mul	w8, w9, w8
  403b78:	mov	w9, #0x296b                	// #10603
  403b7c:	movk	w9, #0x7482, lsl #16
  403b80:	mul	w8, w8, w10
  403b84:	smull	x9, w8, w9
  403b88:	lsr	x10, x9, #63
  403b8c:	asr	x9, x9, #47
  403b90:	add	w9, w9, w10
  403b94:	mov	w10, #0x1940                	// #6464
  403b98:	movk	w10, #0x1, lsl #16
  403b9c:	cmp	w8, w10
  403ba0:	csinc	w8, w9, wzr, ge  // ge = tcont
  403ba4:	str	w8, [x20, #88]
  403ba8:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bac:	ldr	x9, [x9, #872]
  403bb0:	cbz	x9, 403c08 <sqrt@plt+0x2148>
  403bb4:	add	x9, sp, #0x20
  403bb8:	ubfx	w11, w8, #10, #6
  403bbc:	lsr	w10, w8, #10
  403bc0:	cbz	w11, 403bd0 <sqrt@plt+0x2110>
  403bc4:	orr	w11, w11, #0x40
  403bc8:	orr	x9, x9, #0x1
  403bcc:	strb	w11, [sp, #32]
  403bd0:	orr	w10, w10, w8, lsr #4
  403bd4:	tst	w10, #0x3f
  403bd8:	b.eq	403be8 <sqrt@plt+0x2128>  // b.none
  403bdc:	mov	w10, #0x40                  	// #64
  403be0:	bfxil	w10, w8, #4, #6
  403be4:	strb	w10, [x9], #1
  403be8:	mov	w10, #0x30                  	// #48
  403bec:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403bf0:	bfxil	w10, w8, #0, #4
  403bf4:	add	x0, x0, #0x5fa
  403bf8:	add	x1, sp, #0x20
  403bfc:	strb	w10, [x9]
  403c00:	strb	wzr, [x9, #1]
  403c04:	bl	4040e0 <sqrt@plt+0x2620>
  403c08:	str	w19, [x20, #92]
  403c0c:	b	403a9c <sqrt@plt+0x1fdc>
  403c10:	cmp	w8, #0x2bc
  403c14:	b.lt	403c20 <sqrt@plt+0x2160>  // b.tstop
  403c18:	mov	w8, #0xffffffe4            	// #-28
  403c1c:	b	403a3c <sqrt@plt+0x1f7c>
  403c20:	cmp	w8, #0x1f4
  403c24:	b.lt	403c30 <sqrt@plt+0x2170>  // b.tstop
  403c28:	mov	w8, #0xffffffe5            	// #-27
  403c2c:	b	403a3c <sqrt@plt+0x1f7c>
  403c30:	cmp	w8, #0x190
  403c34:	b.lt	403c40 <sqrt@plt+0x2180>  // b.tstop
  403c38:	mov	w8, #0xffffffe6            	// #-26
  403c3c:	b	403a3c <sqrt@plt+0x1f7c>
  403c40:	cmp	w8, #0x12c
  403c44:	b.lt	403c50 <sqrt@plt+0x2190>  // b.tstop
  403c48:	mov	w8, #0xffffffe7            	// #-25
  403c4c:	b	403a3c <sqrt@plt+0x1f7c>
  403c50:	cmp	w8, #0xc8
  403c54:	b.lt	403c60 <sqrt@plt+0x21a0>  // b.tstop
  403c58:	mov	w8, #0xffffffea            	// #-22
  403c5c:	b	403a3c <sqrt@plt+0x1f7c>
  403c60:	cmp	w8, #0x64
  403c64:	b.lt	403c70 <sqrt@plt+0x21b0>  // b.tstop
  403c68:	mov	w8, #0xffffffe8            	// #-24
  403c6c:	b	403a3c <sqrt@plt+0x1f7c>
  403c70:	mov	w8, #0xffffffeb            	// #-21
  403c74:	b	403a3c <sqrt@plt+0x1f7c>
  403c78:	mov	v0.16b, v1.16b
  403c7c:	bl	401ac0 <sqrt@plt>
  403c80:	b	402b7c <sqrt@plt+0x10bc>
  403c84:	mov	x0, x1
  403c88:	b	401dd8 <sqrt@plt+0x318>
  403c8c:	stp	x29, x30, [sp, #-32]!
  403c90:	stp	x20, x19, [sp, #16]
  403c94:	mov	x29, sp
  403c98:	mov	w0, #0x70                  	// #112
  403c9c:	bl	40d158 <_Znwm@@Base>
  403ca0:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  403ca4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ca8:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403cac:	ldr	w1, [x8, #1244]
  403cb0:	ldr	d0, [x9, #880]
  403cb4:	ldr	d1, [x10, #888]
  403cb8:	mov	x19, x0
  403cbc:	bl	401f18 <sqrt@plt+0x458>
  403cc0:	mov	x0, x19
  403cc4:	ldp	x20, x19, [sp, #16]
  403cc8:	ldp	x29, x30, [sp], #32
  403ccc:	ret
  403cd0:	mov	x20, x0
  403cd4:	mov	x0, x19
  403cd8:	bl	40d1fc <_ZdlPv@@Base>
  403cdc:	mov	x0, x20
  403ce0:	bl	401a50 <_Unwind_Resume@plt>
  403ce4:	sub	sp, sp, #0x80
  403ce8:	stp	x29, x30, [sp, #32]
  403cec:	stp	x28, x27, [sp, #48]
  403cf0:	stp	x26, x25, [sp, #64]
  403cf4:	stp	x24, x23, [sp, #80]
  403cf8:	stp	x22, x21, [sp, #96]
  403cfc:	stp	x20, x19, [sp, #112]
  403d00:	add	x29, sp, #0x20
  403d04:	adrp	x21, 427000 <stderr@@GLIBC_2.17+0x1db8>
  403d08:	ldr	x8, [x21, #1064]
  403d0c:	mov	x19, x1
  403d10:	mov	w20, w0
  403d14:	cbnz	x8, 403d24 <sqrt@plt+0x2264>
  403d18:	ldr	x0, [x19]
  403d1c:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  403d20:	str	x0, [x21, #1064]
  403d24:	adrp	x0, 404000 <sqrt@plt+0x2540>
  403d28:	add	x0, x0, #0x8
  403d2c:	bl	40b310 <sqrt@plt+0x9850>
  403d30:	adrp	x21, 40e000 <_ZdlPvm@@Base+0xdf8>
  403d34:	adrp	x22, 423000 <_Znam@GLIBCXX_3.4>
  403d38:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403d3c:	adrp	x23, 40e000 <_ZdlPvm@@Base+0xdf8>
  403d40:	add	x21, x21, #0x49c
  403d44:	add	x22, x22, #0x4e0
  403d48:	adrp	x26, 427000 <stderr@@GLIBC_2.17+0x1db8>
  403d4c:	add	x24, x24, #0xf18
  403d50:	add	x23, x23, #0x17e
  403d54:	adrp	x28, 423000 <_Znam@GLIBCXX_3.4>
  403d58:	stur	wzr, [x29, #-4]
  403d5c:	sub	x4, x29, #0x4
  403d60:	mov	w0, w20
  403d64:	mov	x1, x19
  403d68:	mov	x2, x21
  403d6c:	mov	x3, x22
  403d70:	bl	40bf44 <sqrt@plt+0xa484>
  403d74:	mov	w25, w0
  403d78:	cmp	w0, #0x67
  403d7c:	b.le	403dac <sqrt@plt+0x22ec>
  403d80:	sub	w8, w25, #0x6c
  403d84:	cmp	w8, #0xb
  403d88:	b.hi	403f1c <sqrt@plt+0x245c>  // b.pmore
  403d8c:	adr	x9, 403d9c <sqrt@plt+0x22dc>
  403d90:	ldrb	w10, [x23, x8]
  403d94:	add	x9, x9, x10, lsl #2
  403d98:	br	x9
  403d9c:	mov	w8, #0x1                   	// #1
  403da0:	str	w8, [x28, #1236]
  403da4:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403da8:	b	403f54 <sqrt@plt+0x2494>
  403dac:	cmp	w25, #0x46
  403db0:	b.eq	403e9c <sqrt@plt+0x23dc>  // b.none
  403db4:	cmp	w25, #0x63
  403db8:	b.ne	403eac <sqrt@plt+0x23ec>  // b.any
  403dbc:	ldr	x0, [x26, #1136]
  403dc0:	mov	x1, sp
  403dc4:	mov	w2, #0xa                   	// #10
  403dc8:	bl	4017d0 <strtol@plt>
  403dcc:	cmp	x0, #0x0
  403dd0:	b.le	403f00 <sqrt@plt+0x2440>
  403dd4:	sub	x8, x0, #0x1
  403dd8:	mov	w9, #0x7fff                	// #32767
  403ddc:	cmp	x8, x9
  403de0:	b.cs	403f10 <sqrt@plt+0x2450>  // b.hs, b.nlast
  403de4:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  403de8:	str	w0, [x8, #1240]
  403dec:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403df0:	b	403f54 <sqrt@plt+0x2494>
  403df4:	ldr	x27, [x26, #1136]
  403df8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  403dfc:	add	x1, x1, #0x4eb
  403e00:	mov	x0, x27
  403e04:	bl	401a00 <strcasecmp@plt>
  403e08:	cbz	w0, 403eb8 <sqrt@plt+0x23f8>
  403e0c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  403e10:	mov	x0, x27
  403e14:	add	x1, x1, #0x4f4
  403e18:	bl	401a00 <strcasecmp@plt>
  403e1c:	cbz	w0, 403d9c <sqrt@plt+0x22dc>
  403e20:	mov	x0, sp
  403e24:	mov	x1, x27
  403e28:	bl	407e24 <sqrt@plt+0x6364>
  403e2c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403e30:	mov	x1, sp
  403e34:	add	x0, x0, #0x4fe
  403e38:	b	403f44 <sqrt@plt+0x2484>
  403e3c:	ldr	x0, [x26, #1136]
  403e40:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e44:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e48:	add	x1, sp, #0x10
  403e4c:	add	x2, x2, #0x378
  403e50:	add	x3, x3, #0x370
  403e54:	bl	40a3f0 <sqrt@plt+0x8930>
  403e58:	cbz	w0, 403ec4 <sqrt@plt+0x2404>
  403e5c:	ldr	x0, [sp, #16]
  403e60:	bl	402104 <sqrt@plt+0x644>
  403e64:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  403e68:	str	w0, [x8, #1244]
  403e6c:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403e70:	b	403f54 <sqrt@plt+0x2494>
  403e74:	ldr	x0, [x26, #1136]
  403e78:	mov	x1, sp
  403e7c:	mov	w2, #0xa                   	// #10
  403e80:	bl	4017d0 <strtol@plt>
  403e84:	cbz	x0, 403ee0 <sqrt@plt+0x2420>
  403e88:	lsr	x8, x0, #31
  403e8c:	cbz	x8, 403ef0 <sqrt@plt+0x2430>
  403e90:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403e94:	add	x0, x0, #0x58e
  403e98:	b	403f40 <sqrt@plt+0x2480>
  403e9c:	ldr	x0, [x26, #1136]
  403ea0:	bl	40b324 <sqrt@plt+0x9864>
  403ea4:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403ea8:	b	403f54 <sqrt@plt+0x2494>
  403eac:	cmp	w25, #0x3f
  403eb0:	b.ne	403f24 <sqrt@plt+0x2464>  // b.any
  403eb4:	b	403f70 <sqrt@plt+0x24b0>
  403eb8:	str	wzr, [x28, #1236]
  403ebc:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403ec0:	b	403f54 <sqrt@plt+0x2494>
  403ec4:	ldr	x1, [x26, #1136]
  403ec8:	mov	x0, sp
  403ecc:	bl	407e24 <sqrt@plt+0x6364>
  403ed0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403ed4:	mov	x1, sp
  403ed8:	add	x0, x0, #0x4ac
  403edc:	b	403f44 <sqrt@plt+0x2484>
  403ee0:	ldr	x8, [sp]
  403ee4:	ldr	x9, [x26, #1136]
  403ee8:	cmp	x8, x9
  403eec:	b.eq	403f2c <sqrt@plt+0x246c>  // b.none
  403ef0:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  403ef4:	str	w0, [x8, #1536]
  403ef8:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403efc:	b	403f54 <sqrt@plt+0x2494>
  403f00:	ldr	x8, [sp]
  403f04:	ldr	x9, [x26, #1136]
  403f08:	cmp	x8, x9
  403f0c:	b.eq	403f38 <sqrt@plt+0x2478>  // b.none
  403f10:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403f14:	add	x0, x0, #0x542
  403f18:	b	403f40 <sqrt@plt+0x2480>
  403f1c:	cmp	w25, #0x68
  403f20:	b.eq	403f84 <sqrt@plt+0x24c4>  // b.none
  403f24:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403f28:	b	403f54 <sqrt@plt+0x2494>
  403f2c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403f30:	add	x0, x0, #0x55f
  403f34:	b	403f40 <sqrt@plt+0x2480>
  403f38:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403f3c:	add	x0, x0, #0x517
  403f40:	mov	x1, x24
  403f44:	mov	x2, x24
  403f48:	mov	x3, x24
  403f4c:	bl	408074 <sqrt@plt+0x65b4>
  403f50:	tbz	w25, #31, 403d5c <sqrt@plt+0x229c>
  403f54:	adrp	x21, 423000 <_Znam@GLIBCXX_3.4>
  403f58:	ldr	w8, [x21, #1552]
  403f5c:	cmp	w8, w20
  403f60:	b.lt	403fc4 <sqrt@plt+0x2504>  // b.tstop
  403f64:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  403f68:	add	x0, x0, #0xbd2
  403f6c:	b	403fbc <sqrt@plt+0x24fc>
  403f70:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f74:	ldr	x0, [x8, #584]
  403f78:	bl	4040cc <sqrt@plt+0x260c>
  403f7c:	mov	w0, #0x1                   	// #1
  403f80:	bl	401a30 <exit@plt>
  403f84:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f88:	ldr	x0, [x8, #576]
  403f8c:	bl	4040cc <sqrt@plt+0x260c>
  403f90:	b	403fa8 <sqrt@plt+0x24e8>
  403f94:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f98:	ldr	x1, [x8, #560]
  403f9c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403fa0:	add	x0, x0, #0x4cc
  403fa4:	bl	401aa0 <printf@plt>
  403fa8:	mov	w0, wzr
  403fac:	bl	401a30 <exit@plt>
  403fb0:	add	w9, w8, #0x1
  403fb4:	str	w9, [x21, #1552]
  403fb8:	ldr	x0, [x19, w8, sxtw #3]
  403fbc:	bl	406210 <sqrt@plt+0x4750>
  403fc0:	ldr	w8, [x21, #1552]
  403fc4:	cmp	w8, w20
  403fc8:	b.lt	403fb0 <sqrt@plt+0x24f0>  // b.tstop
  403fcc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403fd0:	ldr	x1, [x8, #864]
  403fd4:	cbz	x1, 403fe4 <sqrt@plt+0x2524>
  403fd8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  403fdc:	add	x0, x0, #0x354
  403fe0:	bl	4016f0 <fputs@plt>
  403fe4:	ldp	x20, x19, [sp, #112]
  403fe8:	ldp	x22, x21, [sp, #96]
  403fec:	ldp	x24, x23, [sp, #80]
  403ff0:	ldp	x26, x25, [sp, #64]
  403ff4:	ldp	x28, x27, [sp, #48]
  403ff8:	ldp	x29, x30, [sp, #32]
  403ffc:	mov	w0, wzr
  404000:	add	sp, sp, #0x80
  404004:	ret
  404008:	stp	x29, x30, [sp, #-48]!
  40400c:	stp	x22, x21, [sp, #16]
  404010:	stp	x20, x19, [sp, #32]
  404014:	mov	x29, sp
  404018:	mov	x21, x1
  40401c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  404020:	add	x1, x1, #0x67f
  404024:	mov	w19, w3
  404028:	mov	x20, x2
  40402c:	bl	401a00 <strcasecmp@plt>
  404030:	cbnz	w0, 4040bc <sqrt@plt+0x25fc>
  404034:	adrp	x22, 423000 <_Znam@GLIBCXX_3.4>
  404038:	ldr	w8, [x22, #1236]
  40403c:	cmp	w8, #0x0
  404040:	b.gt	4040bc <sqrt@plt+0x25fc>
  404044:	cbz	x21, 40407c <sqrt@plt+0x25bc>
  404048:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40404c:	add	x1, x1, #0x4eb
  404050:	mov	x0, x21
  404054:	bl	401a00 <strcasecmp@plt>
  404058:	cbz	w0, 4040ac <sqrt@plt+0x25ec>
  40405c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  404060:	add	x1, x1, #0x4f4
  404064:	mov	x0, x21
  404068:	bl	401a00 <strcasecmp@plt>
  40406c:	cbz	w0, 4040b4 <sqrt@plt+0x25f4>
  404070:	adrp	x2, 40e000 <_ZdlPvm@@Base+0xdf8>
  404074:	add	x2, x2, #0x6b6
  404078:	b	404084 <sqrt@plt+0x25c4>
  40407c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0xdf8>
  404080:	add	x2, x2, #0x68b
  404084:	mov	x0, x20
  404088:	mov	w1, w19
  40408c:	ldp	x20, x19, [sp, #32]
  404090:	ldp	x22, x21, [sp, #16]
  404094:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404098:	add	x3, x3, #0xf18
  40409c:	mov	x4, x3
  4040a0:	mov	x5, x3
  4040a4:	ldp	x29, x30, [sp], #48
  4040a8:	b	408110 <sqrt@plt+0x6650>
  4040ac:	str	wzr, [x22, #1236]
  4040b0:	b	4040bc <sqrt@plt+0x25fc>
  4040b4:	mov	w8, #0x1                   	// #1
  4040b8:	str	w8, [x22, #1236]
  4040bc:	ldp	x20, x19, [sp, #32]
  4040c0:	ldp	x22, x21, [sp, #16]
  4040c4:	ldp	x29, x30, [sp], #48
  4040c8:	ret
  4040cc:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  4040d0:	ldr	x2, [x8, #1064]
  4040d4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4040d8:	add	x1, x1, #0x710
  4040dc:	b	401760 <fprintf@plt>
  4040e0:	sub	sp, sp, #0x140
  4040e4:	stp	x28, x21, [sp, #288]
  4040e8:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040ec:	ldr	x8, [x21, #872]
  4040f0:	stp	x29, x30, [sp, #272]
  4040f4:	add	x29, sp, #0x110
  4040f8:	stp	x20, x19, [sp, #304]
  4040fc:	mov	x19, x0
  404100:	sub	x20, x29, #0x28
  404104:	stp	x1, x2, [sp, #136]
  404108:	stp	x3, x4, [sp, #152]
  40410c:	stp	x5, x6, [sp, #168]
  404110:	str	x7, [sp, #184]
  404114:	stp	q0, q1, [sp]
  404118:	stp	q2, q3, [sp, #32]
  40411c:	stp	q4, q5, [sp, #64]
  404120:	stp	q6, q7, [sp, #96]
  404124:	cbnz	x8, 40415c <sqrt@plt+0x269c>
  404128:	bl	401920 <tmpfile@plt>
  40412c:	str	x0, [x21, #872]
  404130:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404134:	mov	w8, #0x23                  	// #35
  404138:	mov	w9, #0x31                  	// #49
  40413c:	add	x0, x0, #0x5d6
  404140:	sub	x1, x29, #0x28
  404144:	sub	x2, x29, #0x4
  404148:	sub	x3, x29, #0x8
  40414c:	sturh	w8, [x29, #-40]
  404150:	sturh	w9, [x29, #-4]
  404154:	sturh	w9, [x29, #-8]
  404158:	bl	4040e0 <sqrt@plt+0x2620>
  40415c:	mov	x8, #0xffffffffffffffc8    	// #-56
  404160:	mov	x10, sp
  404164:	add	x11, sp, #0x88
  404168:	movk	x8, #0xff80, lsl #32
  40416c:	add	x9, x29, #0x30
  404170:	add	x10, x10, #0x80
  404174:	add	x11, x11, #0x38
  404178:	stp	x10, x8, [x29, #-24]
  40417c:	stp	x9, x11, [x29, #-40]
  404180:	ldp	q0, q1, [x20]
  404184:	ldr	x0, [x21, #872]
  404188:	sub	x2, x29, #0x50
  40418c:	mov	x1, x19
  404190:	stp	q0, q1, [x29, #-80]
  404194:	bl	401ab0 <vfprintf@plt>
  404198:	ldp	x20, x19, [sp, #304]
  40419c:	ldp	x28, x21, [sp, #288]
  4041a0:	ldp	x29, x30, [sp, #272]
  4041a4:	add	sp, sp, #0x140
  4041a8:	ret
  4041ac:	stp	d9, d8, [sp, #-80]!
  4041b0:	stp	x20, x19, [sp, #64]
  4041b4:	mov	w19, w0
  4041b8:	mov	v8.16b, v1.16b
  4041bc:	mov	v9.16b, v0.16b
  4041c0:	stp	x29, x30, [sp, #16]
  4041c4:	str	x23, [sp, #32]
  4041c8:	stp	x22, x21, [sp, #48]
  4041cc:	mov	x29, sp
  4041d0:	cbz	w0, 4041f8 <sqrt@plt+0x2738>
  4041d4:	cmn	w19, #0x1
  4041d8:	b.ne	404274 <sqrt@plt+0x27b4>  // b.any
  4041dc:	fcvtzs	w8, d9
  4041e0:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4041e4:	fcvtzs	w10, d8
  4041e8:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4041ec:	str	w8, [x9, #896]
  4041f0:	str	w10, [x11, #900]
  4041f4:	b	404478 <sqrt@plt+0x29b8>
  4041f8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4041fc:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404200:	ldr	w8, [x8, #896]
  404204:	ldr	w9, [x9, #900]
  404208:	fcvtzs	w10, d9
  40420c:	fcvtzs	w11, d8
  404210:	sub	w22, w10, w8
  404214:	sub	w23, w11, w9
  404218:	orr	w8, w23, w22
  40421c:	cbz	w8, 404478 <sqrt@plt+0x29b8>
  404220:	asr	w8, w22, #31
  404224:	cbz	w23, 404490 <sqrt@plt+0x29d0>
  404228:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40422c:	ldr	d1, [x9, #904]
  404230:	scvtf	d0, w22
  404234:	scvtf	d2, w23
  404238:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40423c:	mov	w11, #0x1                   	// #1
  404240:	fdiv	d0, d0, d2
  404244:	strb	w11, [x10, #912]
  404248:	fcmp	d0, d1
  40424c:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404250:	b.ne	4044c0 <sqrt@plt+0x2a00>  // b.any
  404254:	ldr	w11, [x10, #924]
  404258:	cmp	w11, w8
  40425c:	b.ne	4044c0 <sqrt@plt+0x2a00>  // b.any
  404260:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404264:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404268:	str	w23, [x8, #920]
  40426c:	str	w22, [x9, #916]
  404270:	b	404478 <sqrt@plt+0x29b8>
  404274:	mov	w23, wzr
  404278:	mov	w22, wzr
  40427c:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404280:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404284:	ldr	w11, [x20, #916]
  404288:	ldr	w8, [x21, #920]
  40428c:	orr	w8, w8, w11
  404290:	cbz	w8, 40435c <sqrt@plt+0x289c>
  404294:	cmp	w11, #0x0
  404298:	cneg	w10, w11, mi  // mi = first
  40429c:	add	x9, x29, #0x2c
  4042a0:	ubfx	w12, w10, #10, #6
  4042a4:	lsr	w8, w10, #10
  4042a8:	cbz	w12, 4042b8 <sqrt@plt+0x27f8>
  4042ac:	orr	w12, w12, #0x40
  4042b0:	orr	x9, x9, #0x1
  4042b4:	strb	w12, [x29, #44]
  4042b8:	orr	w8, w8, w10, lsr #4
  4042bc:	tst	w8, #0x3f
  4042c0:	b.eq	4042d0 <sqrt@plt+0x2810>  // b.none
  4042c4:	mov	w8, #0x40                  	// #64
  4042c8:	bfxil	w8, w10, #4, #6
  4042cc:	strb	w8, [x9], #1
  4042d0:	cmp	w11, #0x0
  4042d4:	ldr	w11, [x21, #920]
  4042d8:	mov	w12, #0x20                  	// #32
  4042dc:	mov	w13, #0x30                  	// #48
  4042e0:	csel	w12, w13, w12, ge  // ge = tcont
  4042e4:	bfxil	w12, w10, #0, #4
  4042e8:	cmp	w11, #0x0
  4042ec:	strb	w12, [x9]
  4042f0:	strb	wzr, [x9, #1]
  4042f4:	cneg	w9, w11, mi  // mi = first
  4042f8:	add	x8, x29, #0x28
  4042fc:	ubfx	w12, w9, #10, #6
  404300:	lsr	w10, w9, #10
  404304:	cbz	w12, 404314 <sqrt@plt+0x2854>
  404308:	orr	w12, w12, #0x40
  40430c:	orr	x8, x8, #0x1
  404310:	strb	w12, [x29, #40]
  404314:	orr	w10, w10, w9, lsr #4
  404318:	tst	w10, #0x3f
  40431c:	b.eq	40432c <sqrt@plt+0x286c>  // b.none
  404320:	mov	w10, #0x40                  	// #64
  404324:	bfxil	w10, w9, #4, #6
  404328:	strb	w10, [x8], #1
  40432c:	cmp	w11, #0x0
  404330:	mov	w10, #0x20                  	// #32
  404334:	mov	w11, #0x30                  	// #48
  404338:	csel	w10, w11, w10, ge  // ge = tcont
  40433c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404340:	bfxil	w10, w9, #0, #4
  404344:	add	x0, x0, #0x605
  404348:	add	x1, x29, #0x2c
  40434c:	add	x2, x29, #0x28
  404350:	strb	w10, [x8]
  404354:	strb	wzr, [x8, #1]
  404358:	bl	4040e0 <sqrt@plt+0x2620>
  40435c:	cbz	w19, 404374 <sqrt@plt+0x28b4>
  404360:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404364:	str	wzr, [x21, #920]
  404368:	str	wzr, [x20, #916]
  40436c:	strb	wzr, [x8, #912]
  404370:	b	404478 <sqrt@plt+0x29b8>
  404374:	ldr	w8, [x20, #916]
  404378:	ldr	w9, [x21, #920]
  40437c:	sub	w12, w22, w8
  404380:	sub	w8, w23, w9
  404384:	orr	w9, w8, w12
  404388:	cbz	w9, 404450 <sqrt@plt+0x2990>
  40438c:	cmp	w12, #0x0
  404390:	cneg	w11, w12, mi  // mi = first
  404394:	add	x10, x29, #0x2c
  404398:	ubfx	w13, w11, #10, #6
  40439c:	lsr	w9, w11, #10
  4043a0:	cbz	w13, 4043b0 <sqrt@plt+0x28f0>
  4043a4:	orr	w13, w13, #0x40
  4043a8:	orr	x10, x10, #0x1
  4043ac:	strb	w13, [x29, #44]
  4043b0:	orr	w9, w9, w11, lsr #4
  4043b4:	tst	w9, #0x3f
  4043b8:	b.eq	4043c8 <sqrt@plt+0x2908>  // b.none
  4043bc:	mov	w9, #0x40                  	// #64
  4043c0:	bfxil	w9, w11, #4, #6
  4043c4:	strb	w9, [x10], #1
  4043c8:	cmp	w12, #0x0
  4043cc:	mov	w12, #0x20                  	// #32
  4043d0:	mov	w13, #0x30                  	// #48
  4043d4:	csel	w12, w13, w12, ge  // ge = tcont
  4043d8:	cmp	w8, #0x0
  4043dc:	bfxil	w12, w11, #0, #4
  4043e0:	cneg	w11, w8, mi  // mi = first
  4043e4:	add	x9, x29, #0x28
  4043e8:	strb	wzr, [x10, #1]
  4043ec:	strb	w12, [x10]
  4043f0:	ubfx	w12, w11, #10, #6
  4043f4:	lsr	w10, w11, #10
  4043f8:	cbz	w12, 404408 <sqrt@plt+0x2948>
  4043fc:	orr	w12, w12, #0x40
  404400:	orr	x9, x9, #0x1
  404404:	strb	w12, [x29, #40]
  404408:	orr	w10, w10, w11, lsr #4
  40440c:	tst	w10, #0x3f
  404410:	b.eq	404420 <sqrt@plt+0x2960>  // b.none
  404414:	mov	w10, #0x40                  	// #64
  404418:	bfxil	w10, w11, #4, #6
  40441c:	strb	w10, [x9], #1
  404420:	cmp	w8, #0x0
  404424:	mov	w8, #0x20                  	// #32
  404428:	mov	w10, #0x30                  	// #48
  40442c:	csel	w8, w10, w8, ge  // ge = tcont
  404430:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404434:	bfxil	w8, w11, #0, #4
  404438:	add	x0, x0, #0x605
  40443c:	add	x1, x29, #0x2c
  404440:	add	x2, x29, #0x28
  404444:	strb	w8, [x9]
  404448:	strb	wzr, [x9, #1]
  40444c:	bl	4040e0 <sqrt@plt+0x2620>
  404450:	fcvtzs	w8, d9
  404454:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404458:	fcvtzs	w10, d8
  40445c:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404460:	adrp	x12, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404464:	str	wzr, [x21, #920]
  404468:	str	wzr, [x20, #916]
  40446c:	str	w8, [x9, #896]
  404470:	str	w10, [x11, #900]
  404474:	strb	wzr, [x12, #912]
  404478:	ldp	x20, x19, [sp, #64]
  40447c:	ldp	x22, x21, [sp, #48]
  404480:	ldr	x23, [sp, #32]
  404484:	ldp	x29, x30, [sp, #16]
  404488:	ldp	d9, d8, [sp], #80
  40448c:	ret
  404490:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404494:	ldr	w9, [x9, #924]
  404498:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40449c:	str	w22, [x10, #916]
  4044a0:	cmp	w8, w9
  4044a4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4044a8:	b.ne	4044b4 <sqrt@plt+0x29f4>  // b.any
  4044ac:	ldrb	w9, [x8, #912]
  4044b0:	cbz	w9, 404478 <sqrt@plt+0x29b8>
  4044b4:	mov	w23, wzr
  4044b8:	strb	wzr, [x8, #912]
  4044bc:	b	40427c <sqrt@plt+0x27bc>
  4044c0:	str	w8, [x10, #924]
  4044c4:	str	d0, [x9, #904]
  4044c8:	b	40427c <sqrt@plt+0x27bc>
  4044cc:	sub	sp, sp, #0x60
  4044d0:	stp	d13, d12, [sp, #32]
  4044d4:	stp	d11, d10, [sp, #48]
  4044d8:	stp	d9, d8, [sp, #64]
  4044dc:	mov	v9.16b, v6.16b
  4044e0:	mov	v10.16b, v5.16b
  4044e4:	mov	v13.16b, v4.16b
  4044e8:	mov	v11.16b, v3.16b
  4044ec:	mov	v12.16b, v2.16b
  4044f0:	fmov	d8, #5.000000000000000000e-01
  4044f4:	fmov	d4, #1.000000000000000000e+00
  4044f8:	stp	d15, d14, [sp, #16]
  4044fc:	stp	x29, x30, [sp, #80]
  404500:	add	x29, sp, #0x10
  404504:	str	d7, [sp, #8]
  404508:	fadd	d2, d12, d13
  40450c:	fmul	d14, d2, d8
  404510:	fadd	d2, d11, d10
  404514:	fabd	d3, d0, d14
  404518:	fcmp	d3, d4
  40451c:	fmul	d15, d2, d8
  404520:	b.pl	404544 <sqrt@plt+0x2a84>  // b.nfrst
  404524:	fabd	d2, d1, d15
  404528:	fcmp	d2, d4
  40452c:	b.pl	404544 <sqrt@plt+0x2a84>  // b.nfrst
  404530:	mov	v0.16b, v14.16b
  404534:	mov	v1.16b, v15.16b
  404538:	mov	w0, wzr
  40453c:	bl	4041ac <sqrt@plt+0x26ec>
  404540:	b	404580 <sqrt@plt+0x2ac0>
  404544:	fmov	d5, #3.000000000000000000e+00
  404548:	fmul	d4, d12, d5
  40454c:	fmul	d5, d11, d5
  404550:	fadd	d2, d0, d12
  404554:	fadd	d3, d1, d11
  404558:	fadd	d4, d4, d13
  40455c:	fadd	d5, d5, d10
  404560:	fmov	d6, #2.500000000000000000e-01
  404564:	fmul	d2, d2, d8
  404568:	fmul	d3, d3, d8
  40456c:	fmul	d4, d4, d6
  404570:	fmul	d5, d5, d6
  404574:	mov	v6.16b, v14.16b
  404578:	mov	v7.16b, v15.16b
  40457c:	bl	4044cc <sqrt@plt+0x2a0c>
  404580:	fmov	d4, #1.000000000000000000e+00
  404584:	fabd	d0, d14, d9
  404588:	fcmp	d0, d4
  40458c:	b.pl	4045a0 <sqrt@plt+0x2ae0>  // b.nfrst
  404590:	ldr	d0, [sp, #8]
  404594:	fabd	d0, d15, d0
  404598:	fcmp	d0, d4
  40459c:	b.mi	4045e0 <sqrt@plt+0x2b20>  // b.first
  4045a0:	ldr	d3, [sp, #8]
  4045a4:	fmov	d1, #3.000000000000000000e+00
  4045a8:	fmul	d0, d13, d1
  4045ac:	fmul	d1, d10, d1
  4045b0:	fadd	d2, d13, d9
  4045b4:	fadd	d3, d10, d3
  4045b8:	fadd	d0, d12, d0
  4045bc:	fadd	d1, d11, d1
  4045c0:	fmul	d13, d2, d8
  4045c4:	fmov	d2, #2.500000000000000000e-01
  4045c8:	fmul	d12, d0, d2
  4045cc:	fmul	d11, d1, d2
  4045d0:	fmul	d10, d3, d8
  4045d4:	mov	v0.16b, v14.16b
  4045d8:	mov	v1.16b, v15.16b
  4045dc:	b	404508 <sqrt@plt+0x2a48>
  4045e0:	mov	v0.16b, v9.16b
  4045e4:	ldr	d1, [sp, #8]
  4045e8:	ldp	x29, x30, [sp, #80]
  4045ec:	ldp	d9, d8, [sp, #64]
  4045f0:	ldp	d11, d10, [sp, #48]
  4045f4:	ldp	d13, d12, [sp, #32]
  4045f8:	ldp	d15, d14, [sp, #16]
  4045fc:	mov	w0, wzr
  404600:	add	sp, sp, #0x60
  404604:	b	4041ac <sqrt@plt+0x26ec>
  404608:	sub	sp, sp, #0x40
  40460c:	stp	x29, x30, [sp, #32]
  404610:	stp	x20, x19, [sp, #48]
  404614:	add	x29, sp, #0x20
  404618:	ldr	w8, [x0, #56]
  40461c:	cmp	w8, w1
  404620:	b.eq	4046e4 <sqrt@plt+0x2c24>  // b.none
  404624:	mov	x19, x0
  404628:	mov	w20, w1
  40462c:	cmp	w1, #0x1
  404630:	b.ne	404654 <sqrt@plt+0x2b94>  // b.any
  404634:	mov	w8, #0x31                  	// #49
  404638:	mov	w9, #0x30                  	// #48
  40463c:	sturh	w8, [x29, #-4]
  404640:	sturh	w8, [x29, #-8]
  404644:	sturh	w9, [x29, #-12]
  404648:	strh	w9, [sp, #16]
  40464c:	strh	w8, [sp, #12]
  404650:	b	4046c0 <sqrt@plt+0x2c00>
  404654:	cmp	w20, #0x0
  404658:	cneg	w9, w20, mi  // mi = first
  40465c:	sub	x8, x29, #0x4
  404660:	ubfx	w11, w9, #10, #6
  404664:	lsr	w10, w9, #10
  404668:	cbz	w11, 404678 <sqrt@plt+0x2bb8>
  40466c:	orr	w11, w11, #0x40
  404670:	orr	x8, x8, #0x1
  404674:	sturb	w11, [x29, #-4]
  404678:	orr	w10, w10, w9, lsr #4
  40467c:	tst	w10, #0x3f
  404680:	b.eq	404690 <sqrt@plt+0x2bd0>  // b.none
  404684:	mov	w10, #0x40                  	// #64
  404688:	bfxil	w10, w9, #4, #6
  40468c:	strb	w10, [x8], #1
  404690:	cmp	w20, #0x0
  404694:	mov	w10, #0x20                  	// #32
  404698:	mov	w11, #0x30                  	// #48
  40469c:	csel	w10, w11, w10, ge  // ge = tcont
  4046a0:	mov	w12, #0x31                  	// #49
  4046a4:	bfxil	w10, w9, #0, #4
  4046a8:	strb	wzr, [x8, #1]
  4046ac:	sturh	w12, [x29, #-8]
  4046b0:	sturh	w11, [x29, #-12]
  4046b4:	strh	w11, [sp, #16]
  4046b8:	strb	w10, [x8]
  4046bc:	strh	w11, [sp, #12]
  4046c0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4046c4:	add	x0, x0, #0x60a
  4046c8:	sub	x1, x29, #0x4
  4046cc:	sub	x2, x29, #0x8
  4046d0:	sub	x3, x29, #0xc
  4046d4:	add	x4, sp, #0x10
  4046d8:	add	x5, sp, #0xc
  4046dc:	bl	4040e0 <sqrt@plt+0x2620>
  4046e0:	str	w20, [x19, #56]
  4046e4:	ldp	x20, x19, [sp, #48]
  4046e8:	ldp	x29, x30, [sp, #32]
  4046ec:	add	sp, sp, #0x40
  4046f0:	ret
  4046f4:	stp	x29, x30, [sp, #-80]!
  4046f8:	str	x25, [sp, #16]
  4046fc:	stp	x24, x23, [sp, #32]
  404700:	stp	x22, x21, [sp, #48]
  404704:	stp	x20, x19, [sp, #64]
  404708:	mov	x29, sp
  40470c:	add	w8, w3, #0x2
  404710:	sxtw	x9, w8
  404714:	sbfiz	x8, x8, #2, #32
  404718:	cmp	xzr, x9, lsr #62
  40471c:	csinv	x0, x8, xzr, eq  // eq = none
  404720:	mov	x22, x4
  404724:	mov	w21, w3
  404728:	mov	w23, w2
  40472c:	mov	w20, w1
  404730:	bl	4016e0 <_Znam@plt>
  404734:	mov	x19, x0
  404738:	cmp	w21, #0x1
  40473c:	stp	w20, w23, [x0]
  404740:	b.lt	404758 <sqrt@plt+0x2c98>  // b.tstop
  404744:	mov	w8, w21
  404748:	add	x0, x19, #0x8
  40474c:	lsl	x2, x8, #2
  404750:	mov	x1, x22
  404754:	bl	401700 <memcpy@plt>
  404758:	cmp	w21, #0x0
  40475c:	cinc	w8, w21, lt  // lt = tstop
  404760:	cmp	w21, #0x1
  404764:	b.le	404928 <sqrt@plt+0x2e68>
  404768:	cmp	w20, #0x0
  40476c:	cneg	w11, w20, mi  // mi = first
  404770:	add	x10, x29, #0x1c
  404774:	ubfx	w12, w11, #10, #6
  404778:	lsr	w9, w11, #10
  40477c:	cbz	w12, 40478c <sqrt@plt+0x2ccc>
  404780:	orr	w12, w12, #0x40
  404784:	orr	x10, x10, #0x1
  404788:	strb	w12, [x29, #28]
  40478c:	orr	w9, w9, w11, lsr #4
  404790:	tst	w9, #0x3f
  404794:	b.eq	4047a4 <sqrt@plt+0x2ce4>  // b.none
  404798:	mov	w9, #0x40                  	// #64
  40479c:	bfxil	w9, w11, #4, #6
  4047a0:	strb	w9, [x10], #1
  4047a4:	ldr	w12, [x19, #4]
  4047a8:	cmp	w20, #0x0
  4047ac:	mov	w13, #0x20                  	// #32
  4047b0:	mov	w14, #0x30                  	// #48
  4047b4:	csel	w13, w14, w13, ge  // ge = tcont
  4047b8:	bfxil	w13, w11, #0, #4
  4047bc:	cmp	w12, #0x0
  4047c0:	strb	w13, [x10]
  4047c4:	strb	wzr, [x10, #1]
  4047c8:	cneg	w10, w12, mi  // mi = first
  4047cc:	add	x9, x29, #0x18
  4047d0:	ubfx	w13, w10, #10, #6
  4047d4:	lsr	w11, w10, #10
  4047d8:	cbz	w13, 4047e8 <sqrt@plt+0x2d28>
  4047dc:	orr	w13, w13, #0x40
  4047e0:	orr	x9, x9, #0x1
  4047e4:	strb	w13, [x29, #24]
  4047e8:	orr	w11, w11, w10, lsr #4
  4047ec:	tst	w11, #0x3f
  4047f0:	asr	w20, w8, #1
  4047f4:	b.eq	404804 <sqrt@plt+0x2d44>  // b.none
  4047f8:	mov	w8, #0x40                  	// #64
  4047fc:	bfxil	w8, w10, #4, #6
  404800:	strb	w8, [x9], #1
  404804:	cmp	w12, #0x0
  404808:	mov	w21, #0x20                  	// #32
  40480c:	mov	w22, #0x30                  	// #48
  404810:	csel	w8, w22, w21, ge  // ge = tcont
  404814:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404818:	bfxil	w8, w10, #0, #4
  40481c:	add	x0, x0, #0x634
  404820:	add	x1, x29, #0x1c
  404824:	add	x2, x29, #0x18
  404828:	strb	w8, [x9]
  40482c:	strb	wzr, [x9, #1]
  404830:	add	x23, x29, #0x1c
  404834:	add	x24, x29, #0x18
  404838:	bl	4040e0 <sqrt@plt+0x2620>
  40483c:	add	x25, x19, #0xc
  404840:	adrp	x19, 40e000 <_ZdlPvm@@Base+0xdf8>
  404844:	orr	x23, x23, #0x1
  404848:	orr	x24, x24, #0x1
  40484c:	add	x19, x19, #0x605
  404850:	ldur	w9, [x25, #-4]
  404854:	cmp	w9, #0x0
  404858:	cneg	w8, w9, mi  // mi = first
  40485c:	ubfx	w10, w8, #10, #6
  404860:	lsr	w11, w8, #10
  404864:	cbz	w10, 404878 <sqrt@plt+0x2db8>
  404868:	orr	w10, w10, #0x40
  40486c:	strb	w10, [x29, #28]
  404870:	mov	x10, x23
  404874:	b	40487c <sqrt@plt+0x2dbc>
  404878:	add	x10, x29, #0x1c
  40487c:	orr	w11, w11, w8, lsr #4
  404880:	tst	w11, #0x3f
  404884:	b.eq	404894 <sqrt@plt+0x2dd4>  // b.none
  404888:	mov	w11, #0x40                  	// #64
  40488c:	bfxil	w11, w8, #4, #6
  404890:	strb	w11, [x10], #1
  404894:	cmp	w9, #0x0
  404898:	ldr	w9, [x25]
  40489c:	csel	w11, w22, w21, ge  // ge = tcont
  4048a0:	bfxil	w11, w8, #0, #4
  4048a4:	strb	w11, [x10]
  4048a8:	cmp	w9, #0x0
  4048ac:	cneg	w8, w9, mi  // mi = first
  4048b0:	strb	wzr, [x10, #1]
  4048b4:	ubfx	w10, w8, #10, #6
  4048b8:	lsr	w11, w8, #10
  4048bc:	cbz	w10, 4048d0 <sqrt@plt+0x2e10>
  4048c0:	orr	w10, w10, #0x40
  4048c4:	strb	w10, [x29, #24]
  4048c8:	mov	x10, x24
  4048cc:	b	4048d4 <sqrt@plt+0x2e14>
  4048d0:	add	x10, x29, #0x18
  4048d4:	orr	w11, w11, w8, lsr #4
  4048d8:	tst	w11, #0x3f
  4048dc:	b.eq	4048ec <sqrt@plt+0x2e2c>  // b.none
  4048e0:	mov	w11, #0x40                  	// #64
  4048e4:	bfxil	w11, w8, #4, #6
  4048e8:	strb	w11, [x10], #1
  4048ec:	cmp	w9, #0x0
  4048f0:	csel	w9, w22, w21, ge  // ge = tcont
  4048f4:	bfxil	w9, w8, #0, #4
  4048f8:	add	x1, x29, #0x1c
  4048fc:	add	x2, x29, #0x18
  404900:	mov	x0, x19
  404904:	strb	w9, [x10]
  404908:	strb	wzr, [x10, #1]
  40490c:	bl	4040e0 <sqrt@plt+0x2620>
  404910:	subs	w20, w20, #0x1
  404914:	add	x25, x25, #0x8
  404918:	b.ne	404850 <sqrt@plt+0x2d90>  // b.any
  40491c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404920:	add	x0, x0, #0x621
  404924:	bl	4040e0 <sqrt@plt+0x2620>
  404928:	ldp	x20, x19, [sp, #64]
  40492c:	ldp	x22, x21, [sp, #48]
  404930:	ldp	x24, x23, [sp, #32]
  404934:	ldr	x25, [sp, #16]
  404938:	ldp	x29, x30, [sp], #80
  40493c:	ret
  404940:	stp	x29, x30, [sp, #-32]!
  404944:	str	x19, [sp, #16]
  404948:	mov	x29, sp
  40494c:	mov	w8, #0x4                   	// #4
  404950:	mov	x19, x0
  404954:	str	x8, [x0]
  404958:	mov	w0, #0x10                  	// #16
  40495c:	bl	4016e0 <_Znam@plt>
  404960:	stp	xzr, x0, [x19, #8]
  404964:	ldr	x19, [sp, #16]
  404968:	ldp	x29, x30, [sp], #32
  40496c:	ret
  404970:	stp	x29, x30, [sp, #-32]!
  404974:	stp	x20, x19, [sp, #16]
  404978:	mov	x29, sp
  40497c:	mov	x20, x1
  404980:	mov	x19, x0
  404984:	cbnz	x1, 4049a4 <sqrt@plt+0x2ee4>
  404988:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40498c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404990:	add	x1, x1, #0xf18
  404994:	add	x0, x0, #0x8a8
  404998:	mov	x2, x1
  40499c:	mov	x3, x1
  4049a0:	bl	4080dc <sqrt@plt+0x661c>
  4049a4:	lsl	x8, x20, #2
  4049a8:	cmp	xzr, x20, lsr #62
  4049ac:	csinv	x0, x8, xzr, eq  // eq = none
  4049b0:	str	x20, [x19]
  4049b4:	bl	4016e0 <_Znam@plt>
  4049b8:	stp	xzr, x0, [x19, #8]
  4049bc:	ldp	x20, x19, [sp, #16]
  4049c0:	ldp	x29, x30, [sp], #32
  4049c4:	ret
  4049c8:	ldr	x0, [x0, #16]
  4049cc:	cbz	x0, 4049d4 <sqrt@plt+0x2f14>
  4049d0:	b	401950 <_ZdaPv@plt>
  4049d4:	ret
  4049d8:	stp	x29, x30, [sp, #-48]!
  4049dc:	stp	x22, x21, [sp, #16]
  4049e0:	stp	x20, x19, [sp, #32]
  4049e4:	mov	x29, sp
  4049e8:	ldp	x8, x22, [x0]
  4049ec:	mov	x19, x0
  4049f0:	mov	w20, w1
  4049f4:	cmp	x22, x8
  4049f8:	b.cc	404a48 <sqrt@plt+0x2f88>  // b.lo, b.ul, b.last
  4049fc:	ldr	x21, [x19, #16]
  404a00:	lsl	x9, x8, #1
  404a04:	lsl	x8, x8, #3
  404a08:	cmp	xzr, x9, lsr #62
  404a0c:	csinv	x0, x8, xzr, eq  // eq = none
  404a10:	str	x9, [x19]
  404a14:	bl	4016e0 <_Znam@plt>
  404a18:	str	x0, [x19, #16]
  404a1c:	cbz	x22, 404a38 <sqrt@plt+0x2f78>
  404a20:	mov	x8, x21
  404a24:	ldr	w9, [x8], #4
  404a28:	subs	x22, x22, #0x1
  404a2c:	str	w9, [x0], #4
  404a30:	b.ne	404a24 <sqrt@plt+0x2f64>  // b.any
  404a34:	b	404a3c <sqrt@plt+0x2f7c>
  404a38:	cbz	x21, 404a68 <sqrt@plt+0x2fa8>
  404a3c:	mov	x0, x21
  404a40:	bl	401950 <_ZdaPv@plt>
  404a44:	ldr	x22, [x19, #8]
  404a48:	ldr	x8, [x19, #16]
  404a4c:	add	x9, x22, #0x1
  404a50:	str	w20, [x8, x22, lsl #2]
  404a54:	str	x9, [x19, #8]
  404a58:	ldp	x20, x19, [sp, #32]
  404a5c:	ldp	x22, x21, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #48
  404a64:	ret
  404a68:	mov	x22, xzr
  404a6c:	b	404a48 <sqrt@plt+0x2f88>
  404a70:	stp	x29, x30, [sp, #-32]!
  404a74:	stp	x20, x19, [sp, #16]
  404a78:	mov	x29, sp
  404a7c:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  404a80:	ldr	q0, [x8, #2080]
  404a84:	mov	x19, x0
  404a88:	str	q0, [x0]
  404a8c:	mov	w0, #0x200                 	// #512
  404a90:	bl	4016e0 <_Znam@plt>
  404a94:	mov	w2, #0x200                 	// #512
  404a98:	mov	w1, wzr
  404a9c:	mov	x20, x0
  404aa0:	bl	4017f0 <memset@plt>
  404aa4:	str	x20, [x19, #16]
  404aa8:	ldp	x20, x19, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	ret
  404ab4:	ldr	x0, [x0, #16]
  404ab8:	cbz	x0, 404ac0 <sqrt@plt+0x3000>
  404abc:	b	401950 <_ZdaPv@plt>
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-80]!
  404ac8:	str	x25, [sp, #16]
  404acc:	stp	x24, x23, [sp, #32]
  404ad0:	stp	x22, x21, [sp, #48]
  404ad4:	stp	x20, x19, [sp, #64]
  404ad8:	mov	x29, sp
  404adc:	ldp	x8, x24, [x0]
  404ae0:	mov	x19, x0
  404ae4:	mov	x20, x1
  404ae8:	cmp	x24, x8
  404aec:	b.cc	404b54 <sqrt@plt+0x3094>  // b.lo, b.ul, b.last
  404af0:	ldr	x21, [x19, #16]
  404af4:	lsl	x25, x8, #1
  404af8:	lsl	x23, x8, #3
  404afc:	cmp	xzr, x25, lsr #62
  404b00:	csinv	x0, x23, xzr, eq  // eq = none
  404b04:	str	x25, [x19]
  404b08:	bl	4016e0 <_Znam@plt>
  404b0c:	mov	x22, x0
  404b10:	cbz	x25, 404b24 <sqrt@plt+0x3064>
  404b14:	mov	x0, x22
  404b18:	mov	w1, wzr
  404b1c:	mov	x2, x23
  404b20:	bl	4017f0 <memset@plt>
  404b24:	str	x22, [x19, #16]
  404b28:	cbz	x24, 404b44 <sqrt@plt+0x3084>
  404b2c:	mov	x8, x21
  404b30:	ldr	w9, [x8], #4
  404b34:	subs	x24, x24, #0x1
  404b38:	str	w9, [x22], #4
  404b3c:	b.ne	404b30 <sqrt@plt+0x3070>  // b.any
  404b40:	b	404b48 <sqrt@plt+0x3088>
  404b44:	cbz	x21, 404b80 <sqrt@plt+0x30c0>
  404b48:	mov	x0, x21
  404b4c:	bl	401950 <_ZdaPv@plt>
  404b50:	ldr	x24, [x19, #8]
  404b54:	ldr	x8, [x19, #16]
  404b58:	ldr	x25, [sp, #16]
  404b5c:	str	w20, [x8, x24, lsl #2]
  404b60:	ldr	x8, [x19, #8]
  404b64:	add	x8, x8, #0x1
  404b68:	str	x8, [x19, #8]
  404b6c:	ldp	x20, x19, [sp, #64]
  404b70:	ldp	x22, x21, [sp, #48]
  404b74:	ldp	x24, x23, [sp, #32]
  404b78:	ldp	x29, x30, [sp], #80
  404b7c:	ret
  404b80:	mov	x24, xzr
  404b84:	b	404b54 <sqrt@plt+0x3094>
  404b88:	stp	x29, x30, [sp, #-32]!
  404b8c:	stp	x20, x19, [sp, #16]
  404b90:	mov	x29, sp
  404b94:	ldr	x20, [x0, #8]
  404b98:	mov	x19, x0
  404b9c:	add	x0, x20, #0x1
  404ba0:	bl	4016e0 <_Znam@plt>
  404ba4:	cbz	x20, 404bc4 <sqrt@plt+0x3104>
  404ba8:	ldr	x8, [x19, #16]
  404bac:	mov	x9, x0
  404bb0:	mov	x10, x20
  404bb4:	ldr	w11, [x8], #4
  404bb8:	subs	x10, x10, #0x1
  404bbc:	strb	w11, [x9], #1
  404bc0:	b.ne	404bb4 <sqrt@plt+0x30f4>  // b.any
  404bc4:	strb	wzr, [x0, x20]
  404bc8:	ldp	x20, x19, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #32
  404bd0:	ret
  404bd4:	str	xzr, [x0, #8]
  404bd8:	ret
  404bdc:	mov	w8, #0x3e80000             	// #65536000
  404be0:	mov	w9, #0x4dd3                	// #19923
  404be4:	sub	w8, w8, w0, lsl #16
  404be8:	movk	w9, #0x1062, lsl #16
  404bec:	umull	x8, w8, w9
  404bf0:	lsr	x0, x8, #38
  404bf4:	ret
  404bf8:	stp	x29, x30, [sp, #-32]!
  404bfc:	stp	x20, x19, [sp, #16]
  404c00:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404c04:	ldr	x0, [x20, #984]
  404c08:	mov	x29, sp
  404c0c:	ldr	x19, [x0, #24]
  404c10:	cbz	x19, 404c28 <sqrt@plt+0x3168>
  404c14:	mov	x0, x19
  404c18:	bl	407298 <sqrt@plt+0x57d8>
  404c1c:	mov	x0, x19
  404c20:	bl	40d1fc <_ZdlPv@@Base>
  404c24:	ldr	x0, [x20, #984]
  404c28:	ldr	x19, [x0, #32]
  404c2c:	cbz	x19, 404c44 <sqrt@plt+0x3184>
  404c30:	mov	x0, x19
  404c34:	bl	407298 <sqrt@plt+0x57d8>
  404c38:	mov	x0, x19
  404c3c:	bl	40d1fc <_ZdlPv@@Base>
  404c40:	ldr	x0, [x20, #984]
  404c44:	cbz	x0, 404c4c <sqrt@plt+0x318c>
  404c48:	bl	40d1fc <_ZdlPv@@Base>
  404c4c:	str	xzr, [x20, #984]
  404c50:	ldp	x20, x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	sub	sp, sp, #0x20
  404c60:	stp	x29, x30, [sp, #16]
  404c64:	add	x29, sp, #0x10
  404c68:	mov	w1, w0
  404c6c:	mov	x0, sp
  404c70:	bl	407e6c <sqrt@plt+0x63ac>
  404c74:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404c78:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404c7c:	add	x2, x2, #0xf18
  404c80:	add	x0, x0, #0x8d7
  404c84:	mov	x1, sp
  404c88:	mov	x3, x2
  404c8c:	bl	4080dc <sqrt@plt+0x661c>
  404c90:	ldp	x29, x30, [sp, #16]
  404c94:	add	sp, sp, #0x20
  404c98:	ret
  404c9c:	stp	x29, x30, [sp, #-16]!
  404ca0:	mov	x29, sp
  404ca4:	bl	404cd8 <sqrt@plt+0x3218>
  404ca8:	cmp	w0, #0x10, lsl #12
  404cac:	b.ls	404cd0 <sqrt@plt+0x3210>  // b.plast
  404cb0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404cb4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404cb8:	add	x1, x1, #0xf18
  404cbc:	add	x0, x0, #0x905
  404cc0:	mov	x2, x1
  404cc4:	mov	x3, x1
  404cc8:	bl	408074 <sqrt@plt+0x65b4>
  404ccc:	mov	w0, wzr
  404cd0:	ldp	x29, x30, [sp], #16
  404cd4:	ret
  404cd8:	sub	sp, sp, #0x50
  404cdc:	stp	x29, x30, [sp, #32]
  404ce0:	str	x21, [sp, #48]
  404ce4:	stp	x20, x19, [sp, #64]
  404ce8:	add	x29, sp, #0x20
  404cec:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  404cf0:	ldr	q0, [x8, #2080]
  404cf4:	mov	w0, #0x200                 	// #512
  404cf8:	str	q0, [sp]
  404cfc:	bl	4016e0 <_Znam@plt>
  404d00:	mov	w2, #0x200                 	// #512
  404d04:	mov	w1, wzr
  404d08:	mov	x19, x0
  404d0c:	bl	4017f0 <memset@plt>
  404d10:	str	x19, [sp, #16]
  404d14:	bl	405488 <sqrt@plt+0x39c8>
  404d18:	mov	x19, x0
  404d1c:	cmp	w19, #0x2d
  404d20:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404d24:	b.ne	404d40 <sqrt@plt+0x3280>  // b.any
  404d28:	and	x1, x19, #0xffffffff
  404d2c:	mov	x0, sp
  404d30:	bl	404ac4 <sqrt@plt+0x3004>
  404d34:	ldr	x0, [x20, #968]
  404d38:	bl	401880 <getc@plt>
  404d3c:	mov	w19, w0
  404d40:	sub	w8, w19, #0x30
  404d44:	cmp	w8, #0x9
  404d48:	b.hi	404d74 <sqrt@plt+0x32b4>  // b.pmore
  404d4c:	mov	w1, w19
  404d50:	mov	x0, sp
  404d54:	bl	404ac4 <sqrt@plt+0x3004>
  404d58:	ldr	x0, [x20, #968]
  404d5c:	bl	401880 <getc@plt>
  404d60:	sub	w8, w0, #0x30
  404d64:	mov	w19, w0
  404d68:	cmp	w8, #0xa
  404d6c:	b.cc	404d4c <sqrt@plt+0x328c>  // b.lo, b.ul, b.last
  404d70:	b	404d90 <sqrt@plt+0x32d0>
  404d74:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404d78:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404d7c:	add	x1, x1, #0xf18
  404d80:	add	x0, x0, #0x99d
  404d84:	mov	x2, x1
  404d88:	mov	x3, x1
  404d8c:	bl	4080dc <sqrt@plt+0x661c>
  404d90:	cmn	w19, #0x1
  404d94:	b.eq	404dc8 <sqrt@plt+0x3308>  // b.none
  404d98:	ldr	x1, [x20, #968]
  404d9c:	mov	w0, w19
  404da0:	bl	401720 <ungetc@plt>
  404da4:	cmn	w0, #0x1
  404da8:	b.ne	404dc8 <sqrt@plt+0x3308>  // b.any
  404dac:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404db0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404db4:	add	x1, x1, #0xf18
  404db8:	add	x0, x0, #0xceb
  404dbc:	mov	x2, x1
  404dc0:	mov	x3, x1
  404dc4:	bl	4080dc <sqrt@plt+0x661c>
  404dc8:	ldr	x20, [sp, #8]
  404dcc:	add	x0, x20, #0x1
  404dd0:	bl	4016e0 <_Znam@plt>
  404dd4:	mov	x19, x0
  404dd8:	cbz	x20, 404df8 <sqrt@plt+0x3338>
  404ddc:	ldr	x8, [sp, #16]
  404de0:	mov	x9, x19
  404de4:	mov	x10, x20
  404de8:	ldr	w11, [x8], #4
  404dec:	subs	x10, x10, #0x1
  404df0:	strb	w11, [x9], #1
  404df4:	b.ne	404de8 <sqrt@plt+0x3328>  // b.any
  404df8:	strb	wzr, [x19, x20]
  404dfc:	bl	401960 <__errno_location@plt>
  404e00:	mov	x21, x0
  404e04:	str	wzr, [x0]
  404e08:	mov	w2, #0xa                   	// #10
  404e0c:	mov	x0, x19
  404e10:	mov	x1, xzr
  404e14:	bl	4017d0 <strtol@plt>
  404e18:	mov	w8, #0x7fffffff            	// #2147483647
  404e1c:	add	x8, x0, x8
  404e20:	mov	w9, #0xfffffffe            	// #-2
  404e24:	cmp	x8, x9
  404e28:	b.hi	404e38 <sqrt@plt+0x3378>  // b.pmore
  404e2c:	ldr	w8, [x21]
  404e30:	mov	x20, x0
  404e34:	cbz	w8, 404e58 <sqrt@plt+0x3398>
  404e38:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e3c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404e40:	add	x1, x1, #0xf18
  404e44:	add	x0, x0, #0x9b7
  404e48:	mov	x2, x1
  404e4c:	mov	x3, x1
  404e50:	bl	408074 <sqrt@plt+0x65b4>
  404e54:	mov	x20, xzr
  404e58:	mov	x0, x19
  404e5c:	bl	401950 <_ZdaPv@plt>
  404e60:	ldr	x0, [sp, #16]
  404e64:	cbz	x0, 404e6c <sqrt@plt+0x33ac>
  404e68:	bl	401950 <_ZdaPv@plt>
  404e6c:	mov	w0, w20
  404e70:	ldp	x20, x19, [sp, #64]
  404e74:	ldr	x21, [sp, #48]
  404e78:	ldp	x29, x30, [sp, #32]
  404e7c:	add	sp, sp, #0x50
  404e80:	ret
  404e84:	b	404e90 <sqrt@plt+0x33d0>
  404e88:	b	404e90 <sqrt@plt+0x33d0>
  404e8c:	b	404e90 <sqrt@plt+0x33d0>
  404e90:	mov	x19, x0
  404e94:	ldr	x0, [sp, #16]
  404e98:	cbz	x0, 404ea0 <sqrt@plt+0x33e0>
  404e9c:	bl	401950 <_ZdaPv@plt>
  404ea0:	mov	x0, x19
  404ea4:	bl	401a50 <_Unwind_Resume@plt>
  404ea8:	stp	x29, x30, [sp, #-32]!
  404eac:	stp	x20, x19, [sp, #16]
  404eb0:	mov	x29, sp
  404eb4:	mov	x19, x0
  404eb8:	cbnz	x0, 404ed8 <sqrt@plt+0x3418>
  404ebc:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ec0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404ec4:	add	x1, x1, #0xf18
  404ec8:	add	x0, x0, #0x92b
  404ecc:	mov	x2, x1
  404ed0:	mov	x3, x1
  404ed4:	bl	4080dc <sqrt@plt+0x661c>
  404ed8:	mov	w0, #0x18                  	// #24
  404edc:	bl	40d158 <_Znwm@@Base>
  404ee0:	mov	x20, x0
  404ee4:	mov	x1, x19
  404ee8:	bl	404970 <sqrt@plt+0x2eb0>
  404eec:	cbz	x19, 404f08 <sqrt@plt+0x3448>
  404ef0:	bl	404cd8 <sqrt@plt+0x3218>
  404ef4:	mov	w1, w0
  404ef8:	mov	x0, x20
  404efc:	bl	4049d8 <sqrt@plt+0x2f18>
  404f00:	subs	x19, x19, #0x1
  404f04:	b.ne	404ef0 <sqrt@plt+0x3430>  // b.any
  404f08:	bl	405a58 <sqrt@plt+0x3f98>
  404f0c:	mov	x0, x20
  404f10:	ldp	x20, x19, [sp, #16]
  404f14:	ldp	x29, x30, [sp], #32
  404f18:	ret
  404f1c:	mov	x19, x0
  404f20:	mov	x0, x20
  404f24:	bl	40d1fc <_ZdlPv@@Base>
  404f28:	mov	x0, x19
  404f2c:	bl	401a50 <_Unwind_Resume@plt>
  404f30:	b	405a58 <sqrt@plt+0x3f98>
  404f34:	stp	x29, x30, [sp, #-48]!
  404f38:	str	x21, [sp, #16]
  404f3c:	stp	x20, x19, [sp, #32]
  404f40:	mov	x29, sp
  404f44:	mov	x20, x0
  404f48:	cbnz	x0, 404f68 <sqrt@plt+0x34a8>
  404f4c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f50:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404f54:	add	x1, x1, #0xf18
  404f58:	add	x0, x0, #0x92b
  404f5c:	mov	x2, x1
  404f60:	mov	x3, x1
  404f64:	bl	4080dc <sqrt@plt+0x661c>
  404f68:	mov	w0, #0x18                  	// #24
  404f6c:	bl	40d158 <_Znwm@@Base>
  404f70:	mov	x19, x0
  404f74:	mov	x1, x20
  404f78:	bl	404970 <sqrt@plt+0x2eb0>
  404f7c:	cbz	x20, 404fe4 <sqrt@plt+0x3524>
  404f80:	mov	x21, x20
  404f84:	bl	404cd8 <sqrt@plt+0x3218>
  404f88:	mov	w1, w0
  404f8c:	mov	x0, x19
  404f90:	bl	4049d8 <sqrt@plt+0x2f18>
  404f94:	subs	x21, x21, #0x1
  404f98:	b.ne	404f84 <sqrt@plt+0x34c4>  // b.any
  404f9c:	tbz	w20, #0, 404fe4 <sqrt@plt+0x3524>
  404fa0:	bl	405010 <sqrt@plt+0x3550>
  404fa4:	ldr	x8, [x0, #8]
  404fa8:	mov	x20, x0
  404fac:	cmp	x8, #0x2
  404fb0:	b.cc	404fd0 <sqrt@plt+0x3510>  // b.lo, b.ul, b.last
  404fb4:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404fb8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  404fbc:	add	x1, x1, #0xf18
  404fc0:	add	x0, x0, #0x955
  404fc4:	mov	x2, x1
  404fc8:	mov	x3, x1
  404fcc:	bl	408074 <sqrt@plt+0x65b4>
  404fd0:	ldr	x0, [x20, #16]
  404fd4:	cbz	x0, 404fdc <sqrt@plt+0x351c>
  404fd8:	bl	401950 <_ZdaPv@plt>
  404fdc:	mov	x0, x20
  404fe0:	bl	40d1fc <_ZdlPv@@Base>
  404fe4:	bl	405a58 <sqrt@plt+0x3f98>
  404fe8:	mov	x0, x19
  404fec:	ldp	x20, x19, [sp, #32]
  404ff0:	ldr	x21, [sp, #16]
  404ff4:	ldp	x29, x30, [sp], #48
  404ff8:	ret
  404ffc:	mov	x20, x0
  405000:	mov	x0, x19
  405004:	bl	40d1fc <_ZdlPv@@Base>
  405008:	mov	x0, x20
  40500c:	bl	401a50 <_Unwind_Resume@plt>
  405010:	sub	sp, sp, #0x80
  405014:	stp	x29, x30, [sp, #32]
  405018:	stp	x28, x27, [sp, #48]
  40501c:	stp	x26, x25, [sp, #64]
  405020:	stp	x24, x23, [sp, #80]
  405024:	stp	x22, x21, [sp, #96]
  405028:	stp	x20, x19, [sp, #112]
  40502c:	add	x29, sp, #0x20
  405030:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  405034:	ldr	q0, [x8, #2080]
  405038:	mov	w0, #0x200                 	// #512
  40503c:	str	q0, [sp]
  405040:	bl	4016e0 <_Znam@plt>
  405044:	mov	w2, #0x200                 	// #512
  405048:	mov	w1, wzr
  40504c:	mov	x19, x0
  405050:	bl	4017f0 <memset@plt>
  405054:	adrp	x26, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405058:	ldr	x0, [x26, #968]
  40505c:	str	x19, [sp, #16]
  405060:	bl	401880 <getc@plt>
  405064:	mov	w23, w0
  405068:	mov	w0, #0x18                  	// #24
  40506c:	bl	40d158 <_Znwm@@Base>
  405070:	mov	x19, x0
  405074:	mov	w8, #0x4                   	// #4
  405078:	str	x8, [x0]
  40507c:	mov	w0, #0x10                  	// #16
  405080:	bl	4016e0 <_Znam@plt>
  405084:	adrp	x20, 40e000 <_ZdlPvm@@Base+0xdf8>
  405088:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40508c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0xdf8>
  405090:	add	x20, x20, #0xceb
  405094:	add	x21, x21, #0xf18
  405098:	mov	w27, #0x7fffffff            	// #2147483647
  40509c:	mov	w28, #0xfffffffe            	// #-2
  4050a0:	add	x22, x22, #0x9d2
  4050a4:	stp	xzr, x0, [x19, #8]
  4050a8:	str	xzr, [sp, #8]
  4050ac:	cmp	w23, #0x9
  4050b0:	b.eq	4050bc <sqrt@plt+0x35fc>  // b.none
  4050b4:	cmp	w23, #0x20
  4050b8:	b.ne	4050cc <sqrt@plt+0x360c>  // b.any
  4050bc:	ldr	x0, [x26, #968]
  4050c0:	bl	401880 <getc@plt>
  4050c4:	mov	w23, w0
  4050c8:	b	4050ac <sqrt@plt+0x35ec>
  4050cc:	cmp	w23, #0x2d
  4050d0:	b.ne	4050f8 <sqrt@plt+0x3638>  // b.any
  4050d4:	ldr	x0, [x26, #968]
  4050d8:	bl	401880 <getc@plt>
  4050dc:	sub	w8, w0, #0x30
  4050e0:	mov	w23, w0
  4050e4:	cmp	w8, #0x9
  4050e8:	b.hi	40512c <sqrt@plt+0x366c>  // b.pmore
  4050ec:	mov	x0, sp
  4050f0:	mov	w1, #0x2d                  	// #45
  4050f4:	bl	404ac4 <sqrt@plt+0x3004>
  4050f8:	sub	w8, w23, #0x30
  4050fc:	cmp	w8, #0x9
  405100:	b.hi	405160 <sqrt@plt+0x36a0>  // b.pmore
  405104:	mov	w1, w23
  405108:	mov	x0, sp
  40510c:	bl	404ac4 <sqrt@plt+0x3004>
  405110:	ldr	x0, [x26, #968]
  405114:	bl	401880 <getc@plt>
  405118:	sub	w8, w0, #0x30
  40511c:	mov	w23, w0
  405120:	cmp	w8, #0xa
  405124:	b.cc	405104 <sqrt@plt+0x3644>  // b.lo, b.ul, b.last
  405128:	b	405160 <sqrt@plt+0x36a0>
  40512c:	cmn	w23, #0x1
  405130:	b.eq	40515c <sqrt@plt+0x369c>  // b.none
  405134:	ldr	x1, [x26, #968]
  405138:	mov	w0, w23
  40513c:	bl	401720 <ungetc@plt>
  405140:	cmn	w0, #0x1
  405144:	b.ne	40515c <sqrt@plt+0x369c>  // b.any
  405148:	mov	x0, x20
  40514c:	mov	x1, x21
  405150:	mov	x2, x21
  405154:	mov	x3, x21
  405158:	bl	4080dc <sqrt@plt+0x661c>
  40515c:	mov	w23, #0x2d                  	// #45
  405160:	ldr	x25, [sp, #8]
  405164:	cbz	x25, 4051f0 <sqrt@plt+0x3730>
  405168:	add	x0, x25, #0x1
  40516c:	bl	4016e0 <_Znam@plt>
  405170:	ldr	x8, [sp, #16]
  405174:	mov	x24, x0
  405178:	mov	x9, xzr
  40517c:	ldr	w10, [x8, x9, lsl #2]
  405180:	strb	w10, [x24, x9]
  405184:	add	x9, x9, #0x1
  405188:	cmp	x25, x9
  40518c:	b.ne	40517c <sqrt@plt+0x36bc>  // b.any
  405190:	strb	wzr, [x24, x25]
  405194:	bl	401960 <__errno_location@plt>
  405198:	mov	x25, x0
  40519c:	str	wzr, [x0]
  4051a0:	mov	w2, #0xa                   	// #10
  4051a4:	mov	x0, x24
  4051a8:	mov	x1, xzr
  4051ac:	bl	4017d0 <strtol@plt>
  4051b0:	add	x8, x0, x27
  4051b4:	cmp	x8, x28
  4051b8:	b.hi	4051c8 <sqrt@plt+0x3708>  // b.pmore
  4051bc:	ldr	w8, [x25]
  4051c0:	mov	x1, x0
  4051c4:	cbz	w8, 4051e0 <sqrt@plt+0x3720>
  4051c8:	mov	x0, x22
  4051cc:	mov	x1, x21
  4051d0:	mov	x2, x21
  4051d4:	mov	x3, x21
  4051d8:	bl	408074 <sqrt@plt+0x65b4>
  4051dc:	mov	x1, xzr
  4051e0:	mov	x0, x19
  4051e4:	bl	4049d8 <sqrt@plt+0x2f18>
  4051e8:	mov	x0, x24
  4051ec:	bl	401950 <_ZdaPv@plt>
  4051f0:	cmp	w23, #0x9
  4051f4:	b.le	405204 <sqrt@plt+0x3744>
  4051f8:	cmp	w23, #0x20
  4051fc:	b.eq	4050a8 <sqrt@plt+0x35e8>  // b.none
  405200:	b	405214 <sqrt@plt+0x3754>
  405204:	b.eq	4050a8 <sqrt@plt+0x35e8>  // b.none
  405208:	cmn	w23, #0x1
  40520c:	b.eq	40527c <sqrt@plt+0x37bc>  // b.none
  405210:	b	405260 <sqrt@plt+0x37a0>
  405214:	cmp	w23, #0xa
  405218:	b.eq	40522c <sqrt@plt+0x376c>  // b.none
  40521c:	cmp	w23, #0x23
  405220:	b.ne	405260 <sqrt@plt+0x37a0>  // b.any
  405224:	bl	4054fc <sqrt@plt+0x3a3c>
  405228:	b	40527c <sqrt@plt+0x37bc>
  40522c:	ldr	x1, [x26, #968]
  405230:	mov	w0, #0xa                   	// #10
  405234:	bl	401720 <ungetc@plt>
  405238:	cmn	w0, #0x1
  40523c:	b.ne	40527c <sqrt@plt+0x37bc>  // b.any
  405240:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405244:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405248:	add	x1, x1, #0xf18
  40524c:	add	x0, x0, #0xceb
  405250:	mov	x2, x1
  405254:	mov	x3, x1
  405258:	bl	4080dc <sqrt@plt+0x661c>
  40525c:	b	40527c <sqrt@plt+0x37bc>
  405260:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405264:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405268:	add	x1, x1, #0xf18
  40526c:	add	x0, x0, #0x99d
  405270:	mov	x2, x1
  405274:	mov	x3, x1
  405278:	bl	408074 <sqrt@plt+0x65b4>
  40527c:	ldr	x0, [sp, #16]
  405280:	cbz	x0, 405288 <sqrt@plt+0x37c8>
  405284:	bl	401950 <_ZdaPv@plt>
  405288:	mov	x0, x19
  40528c:	ldp	x20, x19, [sp, #112]
  405290:	ldp	x22, x21, [sp, #96]
  405294:	ldp	x24, x23, [sp, #80]
  405298:	ldp	x26, x25, [sp, #64]
  40529c:	ldp	x28, x27, [sp, #48]
  4052a0:	ldp	x29, x30, [sp, #32]
  4052a4:	add	sp, sp, #0x80
  4052a8:	ret
  4052ac:	b	4052d0 <sqrt@plt+0x3810>
  4052b0:	mov	x20, x0
  4052b4:	mov	x0, x19
  4052b8:	bl	40d1fc <_ZdlPv@@Base>
  4052bc:	b	4052d4 <sqrt@plt+0x3814>
  4052c0:	b	4052d0 <sqrt@plt+0x3810>
  4052c4:	b	4052d0 <sqrt@plt+0x3810>
  4052c8:	b	4052d0 <sqrt@plt+0x3810>
  4052cc:	b	4052d0 <sqrt@plt+0x3810>
  4052d0:	mov	x20, x0
  4052d4:	ldr	x0, [sp, #16]
  4052d8:	cbz	x0, 4052e0 <sqrt@plt+0x3820>
  4052dc:	bl	401950 <_ZdaPv@plt>
  4052e0:	mov	x0, x20
  4052e4:	bl	401a50 <_Unwind_Resume@plt>
  4052e8:	stp	x29, x30, [sp, #-32]!
  4052ec:	str	x19, [sp, #16]
  4052f0:	mov	x29, sp
  4052f4:	bl	405010 <sqrt@plt+0x3550>
  4052f8:	ldr	x8, [x0, #8]
  4052fc:	mov	x19, x0
  405300:	cbz	x8, 405314 <sqrt@plt+0x3854>
  405304:	tbz	w8, #0, 405330 <sqrt@plt+0x3870>
  405308:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40530c:	add	x0, x0, #0x97b
  405310:	b	40531c <sqrt@plt+0x385c>
  405314:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405318:	add	x0, x0, #0x968
  40531c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405320:	add	x1, x1, #0xf18
  405324:	mov	x2, x1
  405328:	mov	x3, x1
  40532c:	bl	408074 <sqrt@plt+0x65b4>
  405330:	bl	405a58 <sqrt@plt+0x3f98>
  405334:	mov	x0, x19
  405338:	ldr	x19, [sp, #16]
  40533c:	ldp	x29, x30, [sp], #32
  405340:	ret
  405344:	sub	sp, sp, #0x40
  405348:	stp	x29, x30, [sp, #32]
  40534c:	stp	x20, x19, [sp, #48]
  405350:	add	x29, sp, #0x20
  405354:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  405358:	ldr	q0, [x8, #2080]
  40535c:	mov	w0, #0x200                 	// #512
  405360:	str	q0, [sp]
  405364:	bl	4016e0 <_Znam@plt>
  405368:	mov	w2, #0x200                 	// #512
  40536c:	mov	w1, wzr
  405370:	mov	x19, x0
  405374:	bl	4017f0 <memset@plt>
  405378:	str	x19, [sp, #16]
  40537c:	bl	405488 <sqrt@plt+0x39c8>
  405380:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405384:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405388:	cmp	w0, #0xa
  40538c:	b.eq	4053a8 <sqrt@plt+0x38e8>  // b.none
  405390:	cmn	w0, #0x1
  405394:	b.eq	405410 <sqrt@plt+0x3950>  // b.none
  405398:	mov	w1, w0
  40539c:	mov	x0, sp
  4053a0:	bl	404ac4 <sqrt@plt+0x3004>
  4053a4:	b	4053d0 <sqrt@plt+0x3910>
  4053a8:	ldr	w8, [x20, #944]
  4053ac:	ldr	x0, [x19, #968]
  4053b0:	add	w8, w8, #0x1
  4053b4:	str	w8, [x20, #944]
  4053b8:	bl	401880 <getc@plt>
  4053bc:	cmp	w0, #0x2b
  4053c0:	b.ne	4053dc <sqrt@plt+0x391c>  // b.any
  4053c4:	mov	x0, sp
  4053c8:	mov	w1, #0xa                   	// #10
  4053cc:	bl	404ac4 <sqrt@plt+0x3004>
  4053d0:	ldr	x0, [x19, #968]
  4053d4:	bl	401880 <getc@plt>
  4053d8:	b	405388 <sqrt@plt+0x38c8>
  4053dc:	cmn	w0, #0x1
  4053e0:	b.eq	405410 <sqrt@plt+0x3950>  // b.none
  4053e4:	ldr	x1, [x19, #968]
  4053e8:	bl	401720 <ungetc@plt>
  4053ec:	cmn	w0, #0x1
  4053f0:	b.ne	405410 <sqrt@plt+0x3950>  // b.any
  4053f4:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4053f8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4053fc:	add	x1, x1, #0xf18
  405400:	add	x0, x0, #0xceb
  405404:	mov	x2, x1
  405408:	mov	x3, x1
  40540c:	bl	4080dc <sqrt@plt+0x661c>
  405410:	ldr	x20, [sp, #8]
  405414:	add	x0, x20, #0x1
  405418:	bl	4016e0 <_Znam@plt>
  40541c:	mov	x19, x0
  405420:	ldr	x0, [sp, #16]
  405424:	cbz	x20, 40544c <sqrt@plt+0x398c>
  405428:	mov	x8, x0
  40542c:	mov	x9, x19
  405430:	mov	x10, x20
  405434:	ldr	w11, [x8], #4
  405438:	subs	x10, x10, #0x1
  40543c:	strb	w11, [x9], #1
  405440:	b.ne	405434 <sqrt@plt+0x3974>  // b.any
  405444:	strb	wzr, [x19, x20]
  405448:	b	405454 <sqrt@plt+0x3994>
  40544c:	strb	wzr, [x19, x20]
  405450:	cbz	x0, 405458 <sqrt@plt+0x3998>
  405454:	bl	401950 <_ZdaPv@plt>
  405458:	mov	x0, x19
  40545c:	ldp	x20, x19, [sp, #48]
  405460:	ldp	x29, x30, [sp, #32]
  405464:	add	sp, sp, #0x40
  405468:	ret
  40546c:	b	405470 <sqrt@plt+0x39b0>
  405470:	mov	x19, x0
  405474:	ldr	x0, [sp, #16]
  405478:	cbz	x0, 405480 <sqrt@plt+0x39c0>
  40547c:	bl	401950 <_ZdaPv@plt>
  405480:	mov	x0, x19
  405484:	bl	401a50 <_Unwind_Resume@plt>
  405488:	stp	x29, x30, [sp, #-32]!
  40548c:	stp	x20, x19, [sp, #16]
  405490:	mov	x29, sp
  405494:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405498:	ldr	x0, [x20, #968]
  40549c:	bl	401880 <getc@plt>
  4054a0:	mov	w19, w0
  4054a4:	cmp	w0, #0x9
  4054a8:	b.gt	4054b4 <sqrt@plt+0x39f4>
  4054ac:	b.eq	405498 <sqrt@plt+0x39d8>  // b.none
  4054b0:	b	4054f0 <sqrt@plt+0x3a30>
  4054b4:	cmp	w19, #0x20
  4054b8:	b.eq	405498 <sqrt@plt+0x39d8>  // b.none
  4054bc:	cmp	w19, #0xa
  4054c0:	b.ne	4054e0 <sqrt@plt+0x3a20>  // b.any
  4054c4:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4054c8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4054cc:	add	x1, x1, #0xf18
  4054d0:	add	x0, x0, #0x9f5
  4054d4:	mov	x2, x1
  4054d8:	mov	x3, x1
  4054dc:	bl	408074 <sqrt@plt+0x65b4>
  4054e0:	mov	w0, w19
  4054e4:	ldp	x20, x19, [sp, #16]
  4054e8:	ldp	x29, x30, [sp], #32
  4054ec:	ret
  4054f0:	cmn	w19, #0x1
  4054f4:	b.eq	4054c4 <sqrt@plt+0x3a04>  // b.none
  4054f8:	b	4054e0 <sqrt@plt+0x3a20>
  4054fc:	stp	x29, x30, [sp, #-32]!
  405500:	str	x19, [sp, #16]
  405504:	mov	x29, sp
  405508:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40550c:	ldr	x0, [x19, #968]
  405510:	bl	401880 <getc@plt>
  405514:	cmn	w0, #0x1
  405518:	b.eq	405534 <sqrt@plt+0x3a74>  // b.none
  40551c:	cmp	w0, #0xa
  405520:	b.ne	40550c <sqrt@plt+0x3a4c>  // b.any
  405524:	ldr	x1, [x19, #968]
  405528:	bl	401720 <ungetc@plt>
  40552c:	cmn	w0, #0x1
  405530:	b.eq	405540 <sqrt@plt+0x3a80>  // b.none
  405534:	ldr	x19, [sp, #16]
  405538:	ldp	x29, x30, [sp], #32
  40553c:	ret
  405540:	ldr	x19, [sp, #16]
  405544:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405548:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40554c:	add	x1, x1, #0xf18
  405550:	add	x0, x0, #0xceb
  405554:	mov	x2, x1
  405558:	mov	x3, x1
  40555c:	ldp	x29, x30, [sp], #32
  405560:	b	4080dc <sqrt@plt+0x661c>
  405564:	sub	sp, sp, #0x40
  405568:	stp	x29, x30, [sp, #32]
  40556c:	stp	x20, x19, [sp, #48]
  405570:	add	x29, sp, #0x20
  405574:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  405578:	ldr	q0, [x8, #2080]
  40557c:	mov	w0, #0x200                 	// #512
  405580:	str	q0, [sp]
  405584:	bl	4016e0 <_Znam@plt>
  405588:	mov	w2, #0x200                 	// #512
  40558c:	mov	w1, wzr
  405590:	mov	x19, x0
  405594:	bl	4017f0 <memset@plt>
  405598:	str	x19, [sp, #16]
  40559c:	bl	405488 <sqrt@plt+0x39c8>
  4055a0:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4055a4:	sub	w8, w0, #0x9
  4055a8:	cmp	w8, #0x2
  4055ac:	b.cc	4055d8 <sqrt@plt+0x3b18>  // b.lo, b.ul, b.last
  4055b0:	cmn	w0, #0x1
  4055b4:	b.eq	405604 <sqrt@plt+0x3b44>  // b.none
  4055b8:	cmp	w0, #0x20
  4055bc:	b.eq	4055d8 <sqrt@plt+0x3b18>  // b.none
  4055c0:	mov	w1, w0
  4055c4:	mov	x0, sp
  4055c8:	bl	404ac4 <sqrt@plt+0x3004>
  4055cc:	ldr	x0, [x19, #968]
  4055d0:	bl	401880 <getc@plt>
  4055d4:	b	4055a4 <sqrt@plt+0x3ae4>
  4055d8:	ldr	x1, [x19, #968]
  4055dc:	bl	401720 <ungetc@plt>
  4055e0:	cmn	w0, #0x1
  4055e4:	b.ne	405604 <sqrt@plt+0x3b44>  // b.any
  4055e8:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4055ec:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4055f0:	add	x1, x1, #0xf18
  4055f4:	add	x0, x0, #0xceb
  4055f8:	mov	x2, x1
  4055fc:	mov	x3, x1
  405600:	bl	4080dc <sqrt@plt+0x661c>
  405604:	ldr	x20, [sp, #8]
  405608:	add	x0, x20, #0x1
  40560c:	bl	4016e0 <_Znam@plt>
  405610:	mov	x19, x0
  405614:	ldr	x0, [sp, #16]
  405618:	cbz	x20, 405640 <sqrt@plt+0x3b80>
  40561c:	mov	x8, x0
  405620:	mov	x9, x19
  405624:	mov	x10, x20
  405628:	ldr	w11, [x8], #4
  40562c:	subs	x10, x10, #0x1
  405630:	strb	w11, [x9], #1
  405634:	b.ne	405628 <sqrt@plt+0x3b68>  // b.any
  405638:	strb	wzr, [x19, x20]
  40563c:	b	405648 <sqrt@plt+0x3b88>
  405640:	strb	wzr, [x19, x20]
  405644:	cbz	x0, 40564c <sqrt@plt+0x3b8c>
  405648:	bl	401950 <_ZdaPv@plt>
  40564c:	mov	x0, x19
  405650:	ldp	x20, x19, [sp, #48]
  405654:	ldp	x29, x30, [sp, #32]
  405658:	add	sp, sp, #0x40
  40565c:	ret
  405660:	b	405664 <sqrt@plt+0x3ba4>
  405664:	mov	x19, x0
  405668:	ldr	x0, [sp, #16]
  40566c:	cbz	x0, 405674 <sqrt@plt+0x3bb4>
  405670:	bl	401950 <_ZdaPv@plt>
  405674:	mov	x0, x19
  405678:	bl	401a50 <_Unwind_Resume@plt>
  40567c:	stp	x29, x30, [sp, #-32]!
  405680:	stp	x20, x19, [sp, #16]
  405684:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405688:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40568c:	mov	x29, sp
  405690:	ldr	x0, [x19, #968]
  405694:	bl	401880 <getc@plt>
  405698:	cmp	w0, #0x1f
  40569c:	b.gt	4056c0 <sqrt@plt+0x3c00>
  4056a0:	cmp	w0, #0x9
  4056a4:	b.eq	405690 <sqrt@plt+0x3bd0>  // b.none
  4056a8:	cmp	w0, #0xa
  4056ac:	b.ne	4056d8 <sqrt@plt+0x3c18>  // b.any
  4056b0:	ldr	w8, [x20, #944]
  4056b4:	add	w8, w8, #0x1
  4056b8:	str	w8, [x20, #944]
  4056bc:	b	405690 <sqrt@plt+0x3bd0>
  4056c0:	cmp	w0, #0x20
  4056c4:	b.eq	405690 <sqrt@plt+0x3bd0>  // b.none
  4056c8:	cmp	w0, #0x23
  4056cc:	b.ne	4056d8 <sqrt@plt+0x3c18>  // b.any
  4056d0:	bl	4056e8 <sqrt@plt+0x3c28>
  4056d4:	b	405690 <sqrt@plt+0x3bd0>
  4056d8:	ldp	x20, x19, [sp, #16]
  4056dc:	mov	w0, w0
  4056e0:	ldp	x29, x30, [sp], #32
  4056e4:	ret
  4056e8:	stp	x29, x30, [sp, #-32]!
  4056ec:	str	x19, [sp, #16]
  4056f0:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4056f4:	mov	x29, sp
  4056f8:	ldr	x0, [x19, #968]
  4056fc:	bl	401880 <getc@plt>
  405700:	cmn	w0, #0x1
  405704:	b.eq	405720 <sqrt@plt+0x3c60>  // b.none
  405708:	cmp	w0, #0xa
  40570c:	b.ne	4056f8 <sqrt@plt+0x3c38>  // b.any
  405710:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405714:	ldr	w9, [x8, #944]
  405718:	add	w9, w9, #0x1
  40571c:	str	w9, [x8, #944]
  405720:	ldr	x19, [sp, #16]
  405724:	ldp	x29, x30, [sp], #32
  405728:	ret
  40572c:	stp	x29, x30, [sp, #-64]!
  405730:	stp	x24, x23, [sp, #16]
  405734:	stp	x22, x21, [sp, #32]
  405738:	stp	x20, x19, [sp, #48]
  40573c:	mov	x29, sp
  405740:	ldr	x22, [x0, #8]
  405744:	cbz	x22, 405810 <sqrt@plt+0x3d50>
  405748:	adrp	x20, 40e000 <_ZdlPvm@@Base+0xdf8>
  40574c:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405750:	mov	x19, x0
  405754:	mov	x24, xzr
  405758:	adrp	x23, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40575c:	add	x20, x20, #0xcd8
  405760:	add	x21, x21, #0xf18
  405764:	mov	x8, x22
  405768:	cmp	x8, x24
  40576c:	b.hi	405784 <sqrt@plt+0x3cc4>  // b.pmore
  405770:	mov	x0, x20
  405774:	mov	x1, x21
  405778:	mov	x2, x21
  40577c:	mov	x3, x21
  405780:	bl	4080dc <sqrt@plt+0x661c>
  405784:	ldr	x8, [x19, #16]
  405788:	ldr	x9, [x23, #984]
  40578c:	ldr	w8, [x8, x24, lsl #2]
  405790:	ldr	w10, [x9, #8]
  405794:	add	x24, x24, #0x2
  405798:	cmp	x24, x22
  40579c:	add	w8, w10, w8
  4057a0:	str	w8, [x9, #8]
  4057a4:	b.cs	4057b0 <sqrt@plt+0x3cf0>  // b.hs, b.nlast
  4057a8:	ldr	x8, [x19, #8]
  4057ac:	b	405768 <sqrt@plt+0x3ca8>
  4057b0:	cmp	x22, #0x2
  4057b4:	b.cc	405810 <sqrt@plt+0x3d50>  // b.lo, b.ul, b.last
  4057b8:	adrp	x20, 40e000 <_ZdlPvm@@Base+0xdf8>
  4057bc:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4057c0:	mov	w24, #0x1                   	// #1
  4057c4:	add	x20, x20, #0xcd8
  4057c8:	add	x21, x21, #0xf18
  4057cc:	ldr	x8, [x19, #8]
  4057d0:	cmp	x8, x24
  4057d4:	b.hi	4057ec <sqrt@plt+0x3d2c>  // b.pmore
  4057d8:	mov	x0, x20
  4057dc:	mov	x1, x21
  4057e0:	mov	x2, x21
  4057e4:	mov	x3, x21
  4057e8:	bl	4080dc <sqrt@plt+0x661c>
  4057ec:	ldr	x8, [x19, #16]
  4057f0:	ldr	x9, [x23, #984]
  4057f4:	ldr	w8, [x8, x24, lsl #2]
  4057f8:	ldr	w10, [x9, #12]
  4057fc:	add	x24, x24, #0x2
  405800:	cmp	x24, x22
  405804:	add	w8, w10, w8
  405808:	str	w8, [x9, #12]
  40580c:	b.cc	4057cc <sqrt@plt+0x3d0c>  // b.lo, b.ul, b.last
  405810:	ldp	x20, x19, [sp, #48]
  405814:	ldp	x22, x21, [sp, #32]
  405818:	ldp	x24, x23, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #64
  405820:	ret
  405824:	stp	x29, x30, [sp, #-48]!
  405828:	str	x21, [sp, #16]
  40582c:	stp	x20, x19, [sp, #32]
  405830:	mov	x29, sp
  405834:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  405838:	add	x1, x1, #0xbd2
  40583c:	mov	x19, x0
  405840:	bl	401990 <strcmp@plt>
  405844:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  405848:	add	x8, x8, #0xa06
  40584c:	cmp	w0, #0x0
  405850:	csel	x19, x8, x19, eq  // eq = none
  405854:	mov	x0, x19
  405858:	bl	401750 <strlen@plt>
  40585c:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405860:	ldr	x8, [x21, #928]
  405864:	add	x20, x0, #0x1
  405868:	cbz	x8, 405874 <sqrt@plt+0x3db4>
  40586c:	mov	x0, x8
  405870:	bl	4017e0 <free@plt>
  405874:	mov	x0, x20
  405878:	bl	4019b0 <malloc@plt>
  40587c:	str	x0, [x21, #928]
  405880:	cbnz	x0, 4058a4 <sqrt@plt+0x3de4>
  405884:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405888:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40588c:	add	x1, x1, #0xf18
  405890:	add	x0, x0, #0xa17
  405894:	mov	x2, x1
  405898:	mov	x3, x1
  40589c:	bl	4080dc <sqrt@plt+0x661c>
  4058a0:	ldr	x0, [x21, #928]
  4058a4:	mov	x1, x19
  4058a8:	mov	x2, x20
  4058ac:	ldp	x20, x19, [sp, #32]
  4058b0:	ldr	x21, [sp, #16]
  4058b4:	ldp	x29, x30, [sp], #48
  4058b8:	b	4018b0 <strncpy@plt>
  4058bc:	stp	x29, x30, [sp, #-48]!
  4058c0:	str	x21, [sp, #16]
  4058c4:	stp	x20, x19, [sp, #32]
  4058c8:	mov	x29, sp
  4058cc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4058d0:	add	x1, x1, #0xbd2
  4058d4:	mov	x19, x0
  4058d8:	bl	401990 <strcmp@plt>
  4058dc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  4058e0:	add	x8, x8, #0xa06
  4058e4:	cmp	w0, #0x0
  4058e8:	csel	x19, x8, x19, eq  // eq = none
  4058ec:	mov	x0, x19
  4058f0:	bl	401750 <strlen@plt>
  4058f4:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4058f8:	ldr	x8, [x21, #936]
  4058fc:	add	x20, x0, #0x1
  405900:	cbz	x8, 40590c <sqrt@plt+0x3e4c>
  405904:	mov	x0, x8
  405908:	bl	4017e0 <free@plt>
  40590c:	mov	x0, x20
  405910:	bl	4019b0 <malloc@plt>
  405914:	str	x0, [x21, #936]
  405918:	cbnz	x0, 40593c <sqrt@plt+0x3e7c>
  40591c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405920:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405924:	add	x1, x1, #0xf18
  405928:	add	x0, x0, #0xa17
  40592c:	mov	x2, x1
  405930:	mov	x3, x1
  405934:	bl	4080dc <sqrt@plt+0x661c>
  405938:	ldr	x0, [x21, #936]
  40593c:	mov	x1, x19
  405940:	mov	x2, x20
  405944:	ldp	x20, x19, [sp, #32]
  405948:	ldr	x21, [sp, #16]
  40594c:	ldp	x29, x30, [sp], #48
  405950:	b	4018b0 <strncpy@plt>
  405954:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405958:	ldr	x8, [x8, #960]
  40595c:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405960:	ldr	w3, [x1, #8]
  405964:	ldr	x2, [x1, #16]
  405968:	ldr	x9, [x8]
  40596c:	ldr	x4, [x10, #984]
  405970:	mov	x1, x0
  405974:	mov	x0, x8
  405978:	ldr	x5, [x9, #24]
  40597c:	br	x5
  405980:	stp	x29, x30, [sp, #-32]!
  405984:	str	x19, [sp, #16]
  405988:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40598c:	mov	x29, sp
  405990:	ldr	x0, [x19, #968]
  405994:	bl	401880 <getc@plt>
  405998:	cmp	w0, #0x9
  40599c:	b.le	4059ac <sqrt@plt+0x3eec>
  4059a0:	cmp	w0, #0x20
  4059a4:	b.eq	405990 <sqrt@plt+0x3ed0>  // b.none
  4059a8:	b	4059bc <sqrt@plt+0x3efc>
  4059ac:	b.eq	405990 <sqrt@plt+0x3ed0>  // b.none
  4059b0:	cmn	w0, #0x1
  4059b4:	b.eq	4059f0 <sqrt@plt+0x3f30>  // b.none
  4059b8:	b	4059d4 <sqrt@plt+0x3f14>
  4059bc:	cmp	w0, #0xa
  4059c0:	b.eq	4059e0 <sqrt@plt+0x3f20>  // b.none
  4059c4:	cmp	w0, #0x23
  4059c8:	b.ne	4059d4 <sqrt@plt+0x3f14>  // b.any
  4059cc:	bl	4056e8 <sqrt@plt+0x3c28>
  4059d0:	b	4059f0 <sqrt@plt+0x3f30>
  4059d4:	bl	4056e8 <sqrt@plt+0x3c28>
  4059d8:	mov	w0, wzr
  4059dc:	b	4059f4 <sqrt@plt+0x3f34>
  4059e0:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4059e4:	ldr	w9, [x8, #944]
  4059e8:	add	w9, w9, #0x1
  4059ec:	str	w9, [x8, #944]
  4059f0:	mov	w0, #0x1                   	// #1
  4059f4:	ldr	x19, [sp, #16]
  4059f8:	ldp	x29, x30, [sp], #32
  4059fc:	ret
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	str	x19, [sp, #16]
  405a08:	mov	x29, sp
  405a0c:	bl	405980 <sqrt@plt+0x3ec0>
  405a10:	tbnz	w0, #0, 405a4c <sqrt@plt+0x3f8c>
  405a14:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a18:	ldr	w8, [x19, #944]
  405a1c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a20:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405a24:	add	x1, x1, #0xf18
  405a28:	sub	w8, w8, #0x1
  405a2c:	add	x0, x0, #0x955
  405a30:	mov	x2, x1
  405a34:	mov	x3, x1
  405a38:	str	w8, [x19, #944]
  405a3c:	bl	408074 <sqrt@plt+0x65b4>
  405a40:	ldr	w8, [x19, #944]
  405a44:	add	w8, w8, #0x1
  405a48:	str	w8, [x19, #944]
  405a4c:	ldr	x19, [sp, #16]
  405a50:	ldp	x29, x30, [sp], #32
  405a54:	ret
  405a58:	stp	x29, x30, [sp, #-32]!
  405a5c:	str	x19, [sp, #16]
  405a60:	mov	x29, sp
  405a64:	bl	405980 <sqrt@plt+0x3ec0>
  405a68:	tbnz	w0, #0, 405aa4 <sqrt@plt+0x3fe4>
  405a6c:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a70:	ldr	w8, [x19, #944]
  405a74:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a78:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405a7c:	add	x1, x1, #0xf18
  405a80:	sub	w8, w8, #0x1
  405a84:	add	x0, x0, #0xa37
  405a88:	mov	x2, x1
  405a8c:	mov	x3, x1
  405a90:	str	w8, [x19, #944]
  405a94:	bl	4080a8 <sqrt@plt+0x65e8>
  405a98:	ldr	w8, [x19, #944]
  405a9c:	add	w8, w8, #0x1
  405aa0:	str	w8, [x19, #944]
  405aa4:	ldr	x19, [sp, #16]
  405aa8:	ldp	x29, x30, [sp], #32
  405aac:	ret
  405ab0:	b	405a58 <sqrt@plt+0x3f98>
  405ab4:	sub	sp, sp, #0x40
  405ab8:	stp	x29, x30, [sp, #16]
  405abc:	stp	x22, x21, [sp, #32]
  405ac0:	stp	x20, x19, [sp, #48]
  405ac4:	add	x29, sp, #0x10
  405ac8:	mov	x19, x0
  405acc:	bl	405488 <sqrt@plt+0x39c8>
  405ad0:	mov	x1, x0
  405ad4:	sub	w8, w1, #0x63
  405ad8:	cmp	w8, #0x8
  405adc:	b.hi	405b30 <sqrt@plt+0x4070>  // b.pmore
  405ae0:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  405ae4:	add	x9, x9, #0x830
  405ae8:	adr	x10, 405af8 <sqrt@plt+0x4038>
  405aec:	ldrb	w11, [x9, x8]
  405af0:	add	x10, x10, x11, lsl #2
  405af4:	br	x10
  405af8:	bl	404c9c <sqrt@plt+0x31dc>
  405afc:	mov	w20, w0
  405b00:	bl	404c9c <sqrt@plt+0x31dc>
  405b04:	mov	w21, w0
  405b08:	bl	404c9c <sqrt@plt+0x31dc>
  405b0c:	mov	w3, w0
  405b10:	mov	x0, x19
  405b14:	mov	w1, w20
  405b18:	mov	w2, w21
  405b1c:	ldp	x20, x19, [sp, #48]
  405b20:	ldp	x22, x21, [sp, #32]
  405b24:	ldp	x29, x30, [sp, #16]
  405b28:	add	sp, sp, #0x40
  405b2c:	b	4073d0 <sqrt@plt+0x5910>
  405b30:	cmp	w1, #0x72
  405b34:	b.ne	405b70 <sqrt@plt+0x40b0>  // b.any
  405b38:	bl	404c9c <sqrt@plt+0x31dc>
  405b3c:	mov	w20, w0
  405b40:	bl	404c9c <sqrt@plt+0x31dc>
  405b44:	mov	w21, w0
  405b48:	bl	404c9c <sqrt@plt+0x31dc>
  405b4c:	mov	w3, w0
  405b50:	mov	x0, x19
  405b54:	mov	w1, w20
  405b58:	mov	w2, w21
  405b5c:	ldp	x20, x19, [sp, #48]
  405b60:	ldp	x22, x21, [sp, #32]
  405b64:	ldp	x29, x30, [sp, #16]
  405b68:	add	sp, sp, #0x40
  405b6c:	b	4073a4 <sqrt@plt+0x58e4>
  405b70:	mov	x0, sp
  405b74:	bl	407e4c <sqrt@plt+0x638c>
  405b78:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b7c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405b80:	add	x2, x2, #0xf18
  405b84:	add	x0, x0, #0xa5a
  405b88:	mov	x1, sp
  405b8c:	mov	x3, x2
  405b90:	bl	408074 <sqrt@plt+0x65b4>
  405b94:	ldp	x20, x19, [sp, #48]
  405b98:	ldp	x22, x21, [sp, #32]
  405b9c:	ldp	x29, x30, [sp, #16]
  405ba0:	add	sp, sp, #0x40
  405ba4:	ret
  405ba8:	mov	x0, x19
  405bac:	ldp	x20, x19, [sp, #48]
  405bb0:	ldp	x22, x21, [sp, #32]
  405bb4:	ldp	x29, x30, [sp, #16]
  405bb8:	add	sp, sp, #0x40
  405bbc:	b	40739c <sqrt@plt+0x58dc>
  405bc0:	bl	404c9c <sqrt@plt+0x31dc>
  405bc4:	mov	w1, w0
  405bc8:	mov	x0, x19
  405bcc:	ldp	x20, x19, [sp, #48]
  405bd0:	ldp	x22, x21, [sp, #32]
  405bd4:	ldp	x29, x30, [sp, #16]
  405bd8:	add	sp, sp, #0x40
  405bdc:	b	407434 <sqrt@plt+0x5974>
  405be0:	bl	404c9c <sqrt@plt+0x31dc>
  405be4:	mov	w20, w0
  405be8:	bl	404c9c <sqrt@plt+0x31dc>
  405bec:	mov	w21, w0
  405bf0:	bl	404c9c <sqrt@plt+0x31dc>
  405bf4:	mov	w22, w0
  405bf8:	bl	404c9c <sqrt@plt+0x31dc>
  405bfc:	mov	w4, w0
  405c00:	mov	x0, x19
  405c04:	mov	w1, w20
  405c08:	mov	w2, w21
  405c0c:	mov	w3, w22
  405c10:	ldp	x20, x19, [sp, #48]
  405c14:	ldp	x22, x21, [sp, #32]
  405c18:	ldp	x29, x30, [sp, #16]
  405c1c:	add	sp, sp, #0x40
  405c20:	b	4073fc <sqrt@plt+0x593c>
  405c24:	stp	x29, x30, [sp, #-48]!
  405c28:	stp	x22, x21, [sp, #16]
  405c2c:	stp	x20, x19, [sp, #32]
  405c30:	mov	x29, sp
  405c34:	bl	405488 <sqrt@plt+0x39c8>
  405c38:	mov	x19, x0
  405c3c:	cmp	w19, #0x60
  405c40:	b.le	405c98 <sqrt@plt+0x41d8>
  405c44:	sub	w8, w19, #0x61
  405c48:	cmp	w8, #0xb
  405c4c:	b.hi	405d24 <sqrt@plt+0x4264>  // b.pmore
  405c50:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  405c54:	add	x9, x9, #0x839
  405c58:	adr	x10, 405c68 <sqrt@plt+0x41a8>
  405c5c:	ldrb	w11, [x9, x8]
  405c60:	add	x10, x10, x11, lsl #2
  405c64:	br	x10
  405c68:	mov	w0, #0x4                   	// #4
  405c6c:	bl	404ea8 <sqrt@plt+0x33e8>
  405c70:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405c74:	mov	x19, x0
  405c78:	ldr	x0, [x8, #960]
  405c7c:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405c80:	ldr	w3, [x19, #8]
  405c84:	ldr	x2, [x19, #16]
  405c88:	ldr	x8, [x0]
  405c8c:	ldr	x4, [x9, #984]
  405c90:	mov	w1, #0x61                  	// #97
  405c94:	b	405de8 <sqrt@plt+0x4328>
  405c98:	cmp	w19, #0x45
  405c9c:	b.gt	405d64 <sqrt@plt+0x42a4>
  405ca0:	cmp	w19, #0x43
  405ca4:	b.eq	405e74 <sqrt@plt+0x43b4>  // b.none
  405ca8:	cmp	w19, #0x45
  405cac:	b.ne	405d70 <sqrt@plt+0x42b0>  // b.any
  405cb0:	mov	w0, #0x2                   	// #2
  405cb4:	bl	404ea8 <sqrt@plt+0x33e8>
  405cb8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405cbc:	mov	x20, x0
  405cc0:	ldr	x0, [x8, #960]
  405cc4:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405cc8:	ldr	w3, [x20, #8]
  405ccc:	ldr	x2, [x20, #16]
  405cd0:	ldr	x8, [x0]
  405cd4:	ldr	x4, [x21, #984]
  405cd8:	mov	w1, w19
  405cdc:	ldr	x8, [x8, #24]
  405ce0:	blr	x8
  405ce4:	ldr	x8, [x20, #8]
  405ce8:	cbnz	x8, 405d08 <sqrt@plt+0x4248>
  405cec:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405cf0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405cf4:	add	x1, x1, #0xf18
  405cf8:	add	x0, x0, #0xcd8
  405cfc:	mov	x2, x1
  405d00:	mov	x3, x1
  405d04:	bl	4080dc <sqrt@plt+0x661c>
  405d08:	ldr	x0, [x20, #16]
  405d0c:	ldr	x8, [x21, #984]
  405d10:	ldr	w9, [x0]
  405d14:	ldr	w10, [x8, #8]
  405d18:	add	w9, w10, w9
  405d1c:	str	w9, [x8, #8]
  405d20:	b	405db0 <sqrt@plt+0x42f0>
  405d24:	cmp	w19, #0x70
  405d28:	b.eq	405d70 <sqrt@plt+0x42b0>  // b.none
  405d2c:	cmp	w19, #0x74
  405d30:	b.ne	405d70 <sqrt@plt+0x42b0>  // b.any
  405d34:	mov	w0, #0x1                   	// #1
  405d38:	bl	404f34 <sqrt@plt+0x3474>
  405d3c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d40:	mov	x19, x0
  405d44:	ldr	x0, [x8, #960]
  405d48:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d4c:	ldr	w3, [x19, #8]
  405d50:	ldr	x2, [x19, #16]
  405d54:	ldr	x8, [x0]
  405d58:	ldr	x4, [x9, #984]
  405d5c:	mov	w1, #0x74                  	// #116
  405d60:	b	405de8 <sqrt@plt+0x4328>
  405d64:	cmp	w19, #0x46
  405d68:	b.eq	405efc <sqrt@plt+0x443c>  // b.none
  405d6c:	cmp	w19, #0x50
  405d70:	bl	4052e8 <sqrt@plt+0x3828>
  405d74:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d78:	mov	x20, x0
  405d7c:	ldr	x0, [x8, #960]
  405d80:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d84:	ldr	w3, [x20, #8]
  405d88:	ldr	x2, [x20, #16]
  405d8c:	ldr	x8, [x0]
  405d90:	ldr	x4, [x9, #984]
  405d94:	mov	w1, w19
  405d98:	ldr	x8, [x8, #24]
  405d9c:	blr	x8
  405da0:	mov	x0, x20
  405da4:	bl	40572c <sqrt@plt+0x3c6c>
  405da8:	ldr	x0, [x20, #16]
  405dac:	cbz	x0, 405db4 <sqrt@plt+0x42f4>
  405db0:	bl	401950 <_ZdaPv@plt>
  405db4:	mov	x0, x20
  405db8:	b	405eec <sqrt@plt+0x442c>
  405dbc:	mov	w0, #0x2                   	// #2
  405dc0:	bl	404ea8 <sqrt@plt+0x33e8>
  405dc4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405dc8:	mov	x19, x0
  405dcc:	ldr	x0, [x8, #960]
  405dd0:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405dd4:	ldr	w3, [x19, #8]
  405dd8:	ldr	x2, [x19, #16]
  405ddc:	ldr	x8, [x0]
  405de0:	ldr	x4, [x9, #984]
  405de4:	mov	w1, #0x6c                  	// #108
  405de8:	ldr	x8, [x8, #24]
  405dec:	blr	x8
  405df0:	mov	x0, x19
  405df4:	bl	40572c <sqrt@plt+0x3c6c>
  405df8:	ldr	x0, [x19, #16]
  405dfc:	cbnz	x0, 405ee4 <sqrt@plt+0x4424>
  405e00:	b	405ee8 <sqrt@plt+0x4428>
  405e04:	mov	w0, #0x1                   	// #1
  405e08:	bl	404ea8 <sqrt@plt+0x33e8>
  405e0c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e10:	mov	x19, x0
  405e14:	ldr	x0, [x8, #960]
  405e18:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e1c:	ldr	w3, [x19, #8]
  405e20:	ldr	x2, [x19, #16]
  405e24:	ldr	x8, [x0]
  405e28:	ldr	x4, [x20, #984]
  405e2c:	mov	w1, #0x63                  	// #99
  405e30:	b	405ea0 <sqrt@plt+0x43e0>
  405e34:	bl	404cd8 <sqrt@plt+0x3218>
  405e38:	mov	w19, w0
  405e3c:	cmp	w0, #0x3e8
  405e40:	b.hi	405f28 <sqrt@plt+0x4468>  // b.pmore
  405e44:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e48:	ldr	x8, [x20, #984]
  405e4c:	mov	w9, #0x3e80000             	// #65536000
  405e50:	sub	w9, w9, w19, lsl #16
  405e54:	ldr	x0, [x8, #32]
  405e58:	mov	w8, #0x4dd3                	// #19923
  405e5c:	movk	w8, #0x1062, lsl #16
  405e60:	umull	x8, w9, w8
  405e64:	lsr	x1, x8, #38
  405e68:	bl	407434 <sqrt@plt+0x5974>
  405e6c:	ldr	x1, [x20, #984]
  405e70:	b	405f68 <sqrt@plt+0x44a8>
  405e74:	mov	w0, #0x1                   	// #1
  405e78:	bl	404f34 <sqrt@plt+0x3474>
  405e7c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e80:	mov	x19, x0
  405e84:	ldr	x0, [x8, #960]
  405e88:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e8c:	ldr	w3, [x19, #8]
  405e90:	ldr	x2, [x19, #16]
  405e94:	ldr	x8, [x0]
  405e98:	ldr	x4, [x20, #984]
  405e9c:	mov	w1, #0x43                  	// #67
  405ea0:	ldr	x8, [x8, #24]
  405ea4:	blr	x8
  405ea8:	ldr	x8, [x19, #8]
  405eac:	cbnz	x8, 405ecc <sqrt@plt+0x440c>
  405eb0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405eb4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  405eb8:	add	x1, x1, #0xf18
  405ebc:	add	x0, x0, #0xcd8
  405ec0:	mov	x2, x1
  405ec4:	mov	x3, x1
  405ec8:	bl	4080dc <sqrt@plt+0x661c>
  405ecc:	ldr	x0, [x19, #16]
  405ed0:	ldr	x8, [x20, #984]
  405ed4:	ldr	w9, [x0]
  405ed8:	ldr	w10, [x8, #8]
  405edc:	add	w9, w10, w9
  405ee0:	str	w9, [x8, #8]
  405ee4:	bl	401950 <_ZdaPv@plt>
  405ee8:	mov	x0, x19
  405eec:	ldp	x20, x19, [sp, #32]
  405ef0:	ldp	x22, x21, [sp, #16]
  405ef4:	ldp	x29, x30, [sp], #48
  405ef8:	b	40d1fc <_ZdlPv@@Base>
  405efc:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f00:	ldr	x8, [x19, #984]
  405f04:	ldr	x0, [x8, #32]
  405f08:	bl	405ab4 <sqrt@plt+0x3ff4>
  405f0c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f10:	ldr	x0, [x8, #960]
  405f14:	ldr	x1, [x19, #984]
  405f18:	ldr	x8, [x0]
  405f1c:	ldr	x8, [x8, #40]
  405f20:	blr	x8
  405f24:	b	405f94 <sqrt@plt+0x44d4>
  405f28:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f2c:	ldr	x22, [x21, #984]
  405f30:	ldr	x20, [x22, #32]
  405f34:	cbz	x20, 405f4c <sqrt@plt+0x448c>
  405f38:	mov	x0, x20
  405f3c:	bl	407298 <sqrt@plt+0x57d8>
  405f40:	mov	x0, x20
  405f44:	bl	40d1fc <_ZdlPv@@Base>
  405f48:	ldr	x22, [x21, #984]
  405f4c:	mov	w0, #0x28                  	// #40
  405f50:	bl	40d158 <_Znwm@@Base>
  405f54:	ldr	x1, [x22, #24]
  405f58:	mov	x20, x0
  405f5c:	bl	407268 <sqrt@plt+0x57a8>
  405f60:	ldr	x1, [x21, #984]
  405f64:	str	x20, [x1, #32]
  405f68:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f6c:	ldr	x0, [x8, #960]
  405f70:	ldr	x8, [x0]
  405f74:	ldr	x8, [x8, #40]
  405f78:	blr	x8
  405f7c:	bl	404cd8 <sqrt@plt+0x3218>
  405f80:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f84:	ldr	x8, [x8, #984]
  405f88:	ldr	w9, [x8, #8]
  405f8c:	add	w9, w9, w19
  405f90:	str	w9, [x8, #8]
  405f94:	ldp	x20, x19, [sp, #32]
  405f98:	ldp	x22, x21, [sp, #16]
  405f9c:	ldp	x29, x30, [sp], #48
  405fa0:	b	405a58 <sqrt@plt+0x3f98>
  405fa4:	mov	x19, x0
  405fa8:	mov	x0, x20
  405fac:	bl	40d1fc <_ZdlPv@@Base>
  405fb0:	mov	x0, x19
  405fb4:	bl	401a50 <_Unwind_Resume@plt>
  405fb8:	sub	sp, sp, #0x40
  405fbc:	stp	x29, x30, [sp, #16]
  405fc0:	str	x21, [sp, #32]
  405fc4:	stp	x20, x19, [sp, #48]
  405fc8:	add	x29, sp, #0x10
  405fcc:	bl	405564 <sqrt@plt+0x3aa4>
  405fd0:	ldrb	w1, [x0]
  405fd4:	mov	x19, x0
  405fd8:	cmp	w1, #0x53
  405fdc:	b.le	406034 <sqrt@plt+0x4574>
  405fe0:	sub	w8, w1, #0x66
  405fe4:	cmp	w8, #0xf
  405fe8:	b.hi	406060 <sqrt@plt+0x45a0>  // b.pmore
  405fec:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  405ff0:	add	x9, x9, #0x845
  405ff4:	adr	x10, 406004 <sqrt@plt+0x4544>
  405ff8:	ldrb	w11, [x9, x8]
  405ffc:	add	x10, x10, x11, lsl #2
  406000:	br	x10
  406004:	bl	404cd8 <sqrt@plt+0x3218>
  406008:	mov	w20, w0
  40600c:	bl	405564 <sqrt@plt+0x3aa4>
  406010:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406014:	ldr	x8, [x8, #960]
  406018:	mov	x21, x0
  40601c:	mov	w1, w20
  406020:	mov	x2, x21
  406024:	mov	x0, x8
  406028:	bl	406c2c <sqrt@plt+0x516c>
  40602c:	mov	x0, x21
  406030:	b	406180 <sqrt@plt+0x46c0>
  406034:	cmp	w1, #0x46
  406038:	b.eq	4060bc <sqrt@plt+0x45fc>  // b.none
  40603c:	cmp	w1, #0x48
  406040:	b.eq	4060cc <sqrt@plt+0x460c>  // b.none
  406044:	cmp	w1, #0x53
  406048:	b.ne	4060ec <sqrt@plt+0x462c>  // b.any
  40604c:	bl	404cd8 <sqrt@plt+0x3218>
  406050:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406054:	ldr	x8, [x8, #984]
  406058:	str	w0, [x8, #20]
  40605c:	b	406184 <sqrt@plt+0x46c4>
  406060:	cmp	w1, #0x54
  406064:	b.eq	40618c <sqrt@plt+0x46cc>  // b.none
  406068:	cmp	w1, #0x58
  40606c:	b.ne	4060ec <sqrt@plt+0x462c>  // b.any
  406070:	bl	405344 <sqrt@plt+0x3884>
  406074:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406078:	ldr	w8, [x8, #976]
  40607c:	mov	x20, x0
  406080:	cmp	w8, #0x0
  406084:	b.le	4061b0 <sqrt@plt+0x46f0>
  406088:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40608c:	add	x1, x1, #0xaf0
  406090:	mov	w2, #0x7                   	// #7
  406094:	mov	x0, x20
  406098:	bl	401890 <strncmp@plt>
  40609c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060a0:	ldr	x8, [x8, #960]
  4060a4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060a8:	ldr	x2, [x9, #984]
  4060ac:	ldr	x9, [x8]
  4060b0:	cbz	w0, 4061d0 <sqrt@plt+0x4710>
  4060b4:	ldr	x9, [x9, #80]
  4060b8:	b	4061d4 <sqrt@plt+0x4714>
  4060bc:	bl	405344 <sqrt@plt+0x3884>
  4060c0:	mov	x20, x0
  4060c4:	bl	4058bc <sqrt@plt+0x3dfc>
  4060c8:	b	4061e4 <sqrt@plt+0x4724>
  4060cc:	bl	404cd8 <sqrt@plt+0x3218>
  4060d0:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060d4:	ldr	x8, [x8, #984]
  4060d8:	ldr	w9, [x8, #4]
  4060dc:	cmp	w0, w9
  4060e0:	csel	w9, wzr, w0, eq  // eq = none
  4060e4:	str	w9, [x8, #16]
  4060e8:	b	406184 <sqrt@plt+0x46c4>
  4060ec:	mov	x0, sp
  4060f0:	bl	407e6c <sqrt@plt+0x63ac>
  4060f4:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060f8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4060fc:	add	x2, x2, #0xf18
  406100:	add	x0, x0, #0xaf8
  406104:	mov	x1, sp
  406108:	mov	x3, x2
  40610c:	bl	4080a8 <sqrt@plt+0x65e8>
  406110:	b	4061a8 <sqrt@plt+0x46e8>
  406114:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406118:	add	x0, x0, #0xa74
  40611c:	b	406128 <sqrt@plt+0x4668>
  406120:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406124:	add	x0, x0, #0xa8f
  406128:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40612c:	add	x1, x1, #0xf18
  406130:	mov	x2, x1
  406134:	mov	x3, x1
  406138:	bl	408074 <sqrt@plt+0x65b4>
  40613c:	b	406184 <sqrt@plt+0x46c4>
  406140:	bl	405a58 <sqrt@plt+0x3f98>
  406144:	mov	w20, #0x1                   	// #1
  406148:	b	4061f0 <sqrt@plt+0x4730>
  40614c:	bl	405564 <sqrt@plt+0x3aa4>
  406150:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406154:	ldr	x8, [x8, #960]
  406158:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40615c:	ldr	x2, [x10, #984]
  406160:	mov	x20, x0
  406164:	ldr	x9, [x8]
  406168:	mov	w3, #0x75                  	// #117
  40616c:	mov	x0, x8
  406170:	mov	x1, x20
  406174:	ldr	x9, [x9, #80]
  406178:	blr	x9
  40617c:	mov	x0, x20
  406180:	bl	401950 <_ZdaPv@plt>
  406184:	bl	405a58 <sqrt@plt+0x3f98>
  406188:	b	4061ec <sqrt@plt+0x472c>
  40618c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406190:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406194:	add	x1, x1, #0xf18
  406198:	add	x0, x0, #0xaa9
  40619c:	mov	x2, x1
  4061a0:	mov	x3, x1
  4061a4:	bl	408074 <sqrt@plt+0x65b4>
  4061a8:	bl	4056e8 <sqrt@plt+0x3c28>
  4061ac:	b	4061ec <sqrt@plt+0x472c>
  4061b0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4061b4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4061b8:	add	x1, x1, #0xf18
  4061bc:	add	x0, x0, #0xac1
  4061c0:	mov	x2, x1
  4061c4:	mov	x3, x1
  4061c8:	bl	408074 <sqrt@plt+0x65b4>
  4061cc:	b	4061e4 <sqrt@plt+0x4724>
  4061d0:	ldr	x9, [x9, #88]
  4061d4:	mov	w3, #0x70                  	// #112
  4061d8:	mov	x0, x8
  4061dc:	mov	x1, x20
  4061e0:	blr	x9
  4061e4:	mov	x0, x20
  4061e8:	bl	401950 <_ZdaPv@plt>
  4061ec:	mov	w20, wzr
  4061f0:	mov	x0, x19
  4061f4:	bl	401950 <_ZdaPv@plt>
  4061f8:	mov	w0, w20
  4061fc:	ldp	x20, x19, [sp, #48]
  406200:	ldr	x21, [sp, #32]
  406204:	ldp	x29, x30, [sp, #16]
  406208:	add	sp, sp, #0x40
  40620c:	ret
  406210:	sub	sp, sp, #0x80
  406214:	stp	x29, x30, [sp, #32]
  406218:	stp	x28, x27, [sp, #48]
  40621c:	stp	x26, x25, [sp, #64]
  406220:	stp	x24, x23, [sp, #80]
  406224:	stp	x22, x21, [sp, #96]
  406228:	stp	x20, x19, [sp, #112]
  40622c:	add	x29, sp, #0x20
  406230:	adrp	x25, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406234:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406238:	mov	w9, #0x1                   	// #1
  40623c:	str	wzr, [x25, #976]
  406240:	str	w9, [x8, #944]
  406244:	ldrb	w8, [x0]
  406248:	mov	x19, x0
  40624c:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406250:	cmp	w8, #0x2d
  406254:	b.ne	406260 <sqrt@plt+0x47a0>  // b.any
  406258:	ldrb	w8, [x19, #1]
  40625c:	cbz	w8, 4062b8 <sqrt@plt+0x47f8>
  406260:	bl	401960 <__errno_location@plt>
  406264:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  406268:	mov	x20, x0
  40626c:	str	wzr, [x0]
  406270:	add	x1, x1, #0x28
  406274:	mov	x0, x19
  406278:	bl	401980 <fopen@plt>
  40627c:	str	x0, [x21, #968]
  406280:	cbz	x0, 40628c <sqrt@plt+0x47cc>
  406284:	ldr	w8, [x20]
  406288:	cbz	w8, 4062c4 <sqrt@plt+0x4804>
  40628c:	add	x0, sp, #0x10
  406290:	mov	x1, x19
  406294:	bl	407e24 <sqrt@plt+0x6364>
  406298:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40629c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4062a0:	add	x2, x2, #0xf18
  4062a4:	add	x0, x0, #0xb0f
  4062a8:	add	x1, sp, #0x10
  4062ac:	mov	x3, x2
  4062b0:	bl	408074 <sqrt@plt+0x65b4>
  4062b4:	b	406b40 <sqrt@plt+0x5080>
  4062b8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062bc:	ldr	x8, [x8, #568]
  4062c0:	str	x8, [x21, #968]
  4062c4:	mov	x0, x19
  4062c8:	bl	405824 <sqrt@plt+0x3d64>
  4062cc:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062d0:	ldr	x8, [x24, #984]
  4062d4:	cbz	x8, 4062dc <sqrt@plt+0x481c>
  4062d8:	bl	404bf8 <sqrt@plt+0x3138>
  4062dc:	mov	w0, #0x28                  	// #40
  4062e0:	bl	40d158 <_Znwm@@Base>
  4062e4:	mov	x19, x0
  4062e8:	str	x0, [x24, #984]
  4062ec:	mov	w0, #0x28                  	// #40
  4062f0:	bl	40d158 <_Znwm@@Base>
  4062f4:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  4062f8:	ldr	x20, [x8, #1120]
  4062fc:	str	wzr, [x0]
  406300:	str	x0, [x19, #24]
  406304:	str	x20, [x0, #32]
  406308:	mov	w0, #0x28                  	// #40
  40630c:	bl	40d158 <_Znwm@@Base>
  406310:	movi	d0, #0xffffffff
  406314:	movi	v1.2d, #0xffffffffffffffff
  406318:	str	wzr, [x0]
  40631c:	str	x20, [x0, #32]
  406320:	str	x0, [x19, #32]
  406324:	str	xzr, [x19, #16]
  406328:	stp	d0, d1, [x19]
  40632c:	bl	40567c <sqrt@plt+0x3bbc>
  406330:	cmn	w0, #0x1
  406334:	b.eq	406b40 <sqrt@plt+0x5080>  // b.none
  406338:	cmp	w0, #0x78
  40633c:	b.eq	40635c <sqrt@plt+0x489c>  // b.none
  406340:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406344:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406348:	add	x1, x1, #0xf18
  40634c:	add	x0, x0, #0xb24
  406350:	mov	x2, x1
  406354:	mov	x3, x1
  406358:	bl	4080dc <sqrt@plt+0x661c>
  40635c:	bl	405564 <sqrt@plt+0x3aa4>
  406360:	ldrb	w8, [x0]
  406364:	mov	x19, x0
  406368:	cmp	w8, #0x54
  40636c:	b.eq	40638c <sqrt@plt+0x48cc>  // b.none
  406370:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406374:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406378:	add	x1, x1, #0xf18
  40637c:	add	x0, x0, #0xb24
  406380:	mov	x2, x1
  406384:	mov	x3, x1
  406388:	bl	4080dc <sqrt@plt+0x661c>
  40638c:	mov	x0, x19
  406390:	bl	401950 <_ZdaPv@plt>
  406394:	bl	405564 <sqrt@plt+0x3aa4>
  406398:	adrp	x28, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40639c:	ldr	x9, [x28, #960]
  4063a0:	mov	x19, x0
  4063a4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063a8:	cbz	x9, 4063e8 <sqrt@plt+0x4928>
  4063ac:	ldr	x0, [x8, #952]
  4063b0:	cbz	x0, 4063c0 <sqrt@plt+0x4900>
  4063b4:	mov	x1, x19
  4063b8:	bl	401990 <strcmp@plt>
  4063bc:	cbz	w0, 4063dc <sqrt@plt+0x491c>
  4063c0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063c4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4063c8:	add	x1, x1, #0xf18
  4063cc:	add	x0, x0, #0xb6c
  4063d0:	mov	x2, x1
  4063d4:	mov	x3, x1
  4063d8:	bl	4080dc <sqrt@plt+0x661c>
  4063dc:	mov	x0, x19
  4063e0:	bl	401950 <_ZdaPv@plt>
  4063e4:	b	406410 <sqrt@plt+0x4950>
  4063e8:	str	x19, [x8, #952]
  4063ec:	bl	40a7b4 <sqrt@plt+0x8cf4>
  4063f0:	cbnz	w0, 406410 <sqrt@plt+0x4950>
  4063f4:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063f8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4063fc:	add	x1, x1, #0xf18
  406400:	add	x0, x0, #0xb44
  406404:	mov	x2, x1
  406408:	mov	x3, x1
  40640c:	bl	4080dc <sqrt@plt+0x661c>
  406410:	bl	405a58 <sqrt@plt+0x3f98>
  406414:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  406418:	ldr	w8, [x8, #1548]
  40641c:	ldr	x9, [x24, #984]
  406420:	add	w8, w8, w8, lsl #2
  406424:	lsl	w8, w8, #1
  406428:	str	w8, [x9, #4]
  40642c:	bl	40567c <sqrt@plt+0x3bbc>
  406430:	cmp	w0, #0x78
  406434:	b.eq	406454 <sqrt@plt+0x4994>  // b.none
  406438:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40643c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406440:	add	x1, x1, #0xf18
  406444:	add	x0, x0, #0xb8f
  406448:	mov	x2, x1
  40644c:	mov	x3, x1
  406450:	bl	4080dc <sqrt@plt+0x661c>
  406454:	bl	405564 <sqrt@plt+0x3aa4>
  406458:	ldrb	w8, [x0]
  40645c:	mov	x19, x0
  406460:	cmp	w8, #0x72
  406464:	b.eq	406484 <sqrt@plt+0x49c4>  // b.none
  406468:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40646c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406470:	add	x1, x1, #0xf18
  406474:	add	x0, x0, #0xb8f
  406478:	mov	x2, x1
  40647c:	mov	x3, x1
  406480:	bl	4080dc <sqrt@plt+0x661c>
  406484:	mov	x0, x19
  406488:	bl	401950 <_ZdaPv@plt>
  40648c:	bl	404cd8 <sqrt@plt+0x3218>
  406490:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406494:	ldr	w8, [x8, #3904]
  406498:	cmp	w0, w8
  40649c:	b.eq	4064bc <sqrt@plt+0x49fc>  // b.none
  4064a0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064a4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4064a8:	add	x1, x1, #0xf18
  4064ac:	add	x0, x0, #0xbb2
  4064b0:	mov	x2, x1
  4064b4:	mov	x3, x1
  4064b8:	bl	4080dc <sqrt@plt+0x661c>
  4064bc:	bl	404cd8 <sqrt@plt+0x3218>
  4064c0:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  4064c4:	ldr	w8, [x8, #1540]
  4064c8:	cmp	w0, w8
  4064cc:	b.eq	4064ec <sqrt@plt+0x4a2c>  // b.none
  4064d0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064d4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4064d8:	add	x1, x1, #0xf18
  4064dc:	add	x0, x0, #0xbcc
  4064e0:	mov	x2, x1
  4064e4:	mov	x3, x1
  4064e8:	bl	4080dc <sqrt@plt+0x661c>
  4064ec:	bl	404cd8 <sqrt@plt+0x3218>
  4064f0:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  4064f4:	ldr	w8, [x8, #1544]
  4064f8:	cmp	w0, w8
  4064fc:	b.eq	40651c <sqrt@plt+0x4a5c>  // b.none
  406500:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406504:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406508:	add	x1, x1, #0xf18
  40650c:	add	x0, x0, #0xbf5
  406510:	mov	x2, x1
  406514:	mov	x3, x1
  406518:	bl	4080dc <sqrt@plt+0x661c>
  40651c:	bl	405a58 <sqrt@plt+0x3f98>
  406520:	bl	40567c <sqrt@plt+0x3bbc>
  406524:	cmp	w0, #0x78
  406528:	b.eq	406548 <sqrt@plt+0x4a88>  // b.none
  40652c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406530:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406534:	add	x1, x1, #0xf18
  406538:	add	x0, x0, #0xc1c
  40653c:	mov	x2, x1
  406540:	mov	x3, x1
  406544:	bl	4080dc <sqrt@plt+0x661c>
  406548:	bl	405564 <sqrt@plt+0x3aa4>
  40654c:	ldrb	w8, [x0]
  406550:	mov	x19, x0
  406554:	cmp	w8, #0x69
  406558:	b.eq	406578 <sqrt@plt+0x4ab8>  // b.none
  40655c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406560:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406564:	add	x1, x1, #0xf18
  406568:	add	x0, x0, #0xc1c
  40656c:	mov	x2, x1
  406570:	mov	x3, x1
  406574:	bl	4080dc <sqrt@plt+0x661c>
  406578:	mov	x0, x19
  40657c:	bl	401950 <_ZdaPv@plt>
  406580:	bl	405a58 <sqrt@plt+0x3f98>
  406584:	ldr	x8, [x28, #960]
  406588:	cbnz	x8, 406594 <sqrt@plt+0x4ad4>
  40658c:	bl	403c8c <sqrt@plt+0x21cc>
  406590:	str	x0, [x28, #960]
  406594:	adrp	x23, 40e000 <_ZdlPvm@@Base+0xdf8>
  406598:	adrp	x19, 40e000 <_ZdlPvm@@Base+0xdf8>
  40659c:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065a0:	adrp	x21, 40e000 <_ZdlPvm@@Base+0xdf8>
  4065a4:	adrp	x22, 40e000 <_ZdlPvm@@Base+0xdf8>
  4065a8:	add	x23, x23, #0x855
  4065ac:	add	x19, x19, #0x8d7
  4065b0:	add	x20, x20, #0xf18
  4065b4:	add	x21, x21, #0xc68
  4065b8:	add	x22, x22, #0x87c
  4065bc:	bl	40567c <sqrt@plt+0x3bbc>
  4065c0:	mov	x26, x0
  4065c4:	cmp	w26, #0x62
  4065c8:	b.le	406638 <sqrt@plt+0x4b78>
  4065cc:	sub	w8, w26, #0x63
  4065d0:	cmp	w8, #0x15
  4065d4:	b.hi	406760 <sqrt@plt+0x4ca0>  // b.pmore
  4065d8:	adr	x9, 4065bc <sqrt@plt+0x4afc>
  4065dc:	ldrh	w10, [x22, x8, lsl #1]
  4065e0:	add	x9, x9, x10, lsl #2
  4065e4:	br	x9
  4065e8:	ldr	w8, [x25, #976]
  4065ec:	cmp	w8, #0x0
  4065f0:	b.gt	406614 <sqrt@plt+0x4b54>
  4065f4:	add	x0, sp, #0x10
  4065f8:	mov	w1, w26
  4065fc:	bl	407e6c <sqrt@plt+0x63ac>
  406600:	add	x1, sp, #0x10
  406604:	mov	x0, x19
  406608:	mov	x2, x20
  40660c:	mov	x3, x20
  406610:	bl	4080dc <sqrt@plt+0x661c>
  406614:	bl	405488 <sqrt@plt+0x39c8>
  406618:	mov	x1, x0
  40661c:	cmp	w1, #0xa
  406620:	b.eq	40662c <sqrt@plt+0x4b6c>  // b.none
  406624:	cmn	w1, #0x1
  406628:	b.ne	40673c <sqrt@plt+0x4c7c>  // b.any
  40662c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406630:	add	x0, x0, #0xc84
  406634:	b	406728 <sqrt@plt+0x4c68>
  406638:	sub	w8, w26, #0x30
  40663c:	cmp	w8, #0x26
  406640:	b.hi	406750 <sqrt@plt+0x4c90>  // b.pmore
  406644:	adr	x9, 406654 <sqrt@plt+0x4b94>
  406648:	ldrb	w10, [x23, x8]
  40664c:	add	x9, x9, x10, lsl #2
  406650:	br	x9
  406654:	bl	405488 <sqrt@plt+0x39c8>
  406658:	ldr	w8, [x25, #976]
  40665c:	mov	x27, x0
  406660:	cmp	w8, #0x0
  406664:	b.gt	406688 <sqrt@plt+0x4bc8>
  406668:	add	x0, sp, #0x10
  40666c:	mov	w1, w26
  406670:	bl	407e6c <sqrt@plt+0x63ac>
  406674:	add	x1, sp, #0x10
  406678:	mov	x0, x19
  40667c:	mov	x2, x20
  406680:	mov	x3, x20
  406684:	bl	4080dc <sqrt@plt+0x661c>
  406688:	sub	w8, w27, #0x30
  40668c:	cmp	w8, #0xa
  406690:	b.cc	4066b0 <sqrt@plt+0x4bf0>  // b.lo, b.ul, b.last
  406694:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406698:	add	x0, x0, #0xc3f
  40669c:	mov	x1, x20
  4066a0:	mov	x2, x20
  4066a4:	mov	x3, x20
  4066a8:	bl	408074 <sqrt@plt+0x65b4>
  4066ac:	mov	w27, wzr
  4066b0:	strb	w26, [sp, #12]
  4066b4:	strb	w27, [sp, #13]
  4066b8:	strb	wzr, [sp, #14]
  4066bc:	bl	401960 <__errno_location@plt>
  4066c0:	mov	x26, x0
  4066c4:	str	wzr, [x0]
  4066c8:	add	x0, sp, #0xc
  4066cc:	mov	w2, #0xa                   	// #10
  4066d0:	mov	x1, xzr
  4066d4:	bl	4017d0 <strtol@plt>
  4066d8:	ldr	w8, [x26]
  4066dc:	mov	x26, x0
  4066e0:	cbz	w8, 4066fc <sqrt@plt+0x4c3c>
  4066e4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4066e8:	add	x0, x0, #0xc4e
  4066ec:	mov	x1, x20
  4066f0:	mov	x2, x20
  4066f4:	mov	x3, x20
  4066f8:	bl	408074 <sqrt@plt+0x65b4>
  4066fc:	ldr	x8, [x24, #984]
  406700:	ldr	w9, [x8, #8]
  406704:	add	w9, w9, w26
  406708:	str	w9, [x8, #8]
  40670c:	bl	405488 <sqrt@plt+0x39c8>
  406710:	mov	x1, x0
  406714:	cmp	w1, #0xa
  406718:	b.eq	406724 <sqrt@plt+0x4c64>  // b.none
  40671c:	cmn	w1, #0x1
  406720:	b.ne	40673c <sqrt@plt+0x4c7c>  // b.any
  406724:	mov	x0, x21
  406728:	mov	x1, x20
  40672c:	mov	x2, x20
  406730:	mov	x3, x20
  406734:	bl	408074 <sqrt@plt+0x65b4>
  406738:	b	4065bc <sqrt@plt+0x4afc>
  40673c:	ldr	x0, [x28, #960]
  406740:	ldr	x2, [x24, #984]
  406744:	mov	x3, xzr
  406748:	bl	406e54 <sqrt@plt+0x5394>
  40674c:	b	4065bc <sqrt@plt+0x4afc>
  406750:	cmp	w26, #0x23
  406754:	b.eq	406784 <sqrt@plt+0x4cc4>  // b.none
  406758:	cmn	w26, #0x1
  40675c:	b.eq	406ad0 <sqrt@plt+0x5010>  // b.none
  406760:	add	x0, sp, #0x10
  406764:	mov	w1, w26
  406768:	bl	407e7c <sqrt@plt+0x63bc>
  40676c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406770:	add	x1, sp, #0x10
  406774:	add	x0, x0, #0xca4
  406778:	mov	x2, x20
  40677c:	mov	x3, x20
  406780:	bl	4080a8 <sqrt@plt+0x65e8>
  406784:	bl	4056e8 <sqrt@plt+0x3c28>
  406788:	b	4065bc <sqrt@plt+0x4afc>
  40678c:	ldr	w8, [x25, #976]
  406790:	cmp	w8, #0x0
  406794:	b.gt	4067b8 <sqrt@plt+0x4cf8>
  406798:	add	x0, sp, #0x10
  40679c:	mov	w1, w26
  4067a0:	bl	407e6c <sqrt@plt+0x63ac>
  4067a4:	add	x1, sp, #0x10
  4067a8:	mov	x0, x19
  4067ac:	mov	x2, x20
  4067b0:	mov	x3, x20
  4067b4:	bl	4080dc <sqrt@plt+0x661c>
  4067b8:	bl	405564 <sqrt@plt+0x3aa4>
  4067bc:	ldr	x8, [x28, #960]
  4067c0:	ldr	x2, [x24, #984]
  4067c4:	mov	x26, x0
  4067c8:	mov	x1, x26
  4067cc:	mov	x0, x8
  4067d0:	mov	x3, xzr
  4067d4:	bl	407024 <sqrt@plt+0x5564>
  4067d8:	b	40681c <sqrt@plt+0x4d5c>
  4067dc:	ldr	w8, [x25, #976]
  4067e0:	cmp	w8, #0x0
  4067e4:	b.gt	406808 <sqrt@plt+0x4d48>
  4067e8:	add	x0, sp, #0x10
  4067ec:	mov	w1, w26
  4067f0:	bl	407e6c <sqrt@plt+0x63ac>
  4067f4:	add	x1, sp, #0x10
  4067f8:	mov	x0, x19
  4067fc:	mov	x2, x20
  406800:	mov	x3, x20
  406804:	bl	4080dc <sqrt@plt+0x661c>
  406808:	bl	405c24 <sqrt@plt+0x4164>
  40680c:	b	4065bc <sqrt@plt+0x4afc>
  406810:	bl	405344 <sqrt@plt+0x3884>
  406814:	mov	x26, x0
  406818:	bl	4058bc <sqrt@plt+0x3dfc>
  40681c:	mov	x0, x26
  406820:	bl	401950 <_ZdaPv@plt>
  406824:	b	4065bc <sqrt@plt+0x4afc>
  406828:	bl	404cd8 <sqrt@plt+0x3218>
  40682c:	ldr	x8, [x24, #984]
  406830:	str	w0, [x8, #8]
  406834:	b	4065bc <sqrt@plt+0x4afc>
  406838:	ldr	w8, [x25, #976]
  40683c:	cmp	w8, #0x0
  406840:	b.gt	406864 <sqrt@plt+0x4da4>
  406844:	add	x0, sp, #0x10
  406848:	mov	w1, w26
  40684c:	bl	407e6c <sqrt@plt+0x63ac>
  406850:	add	x1, sp, #0x10
  406854:	mov	x0, x19
  406858:	mov	x2, x20
  40685c:	mov	x3, x20
  406860:	bl	4080dc <sqrt@plt+0x661c>
  406864:	ldr	x26, [x28, #960]
  406868:	bl	404cd8 <sqrt@plt+0x3218>
  40686c:	ldr	x8, [x26]
  406870:	ldr	x2, [x24, #984]
  406874:	mov	w1, w0
  406878:	mov	x0, x26
  40687c:	ldr	x8, [x8, #16]
  406880:	mov	x3, xzr
  406884:	blr	x8
  406888:	b	4065bc <sqrt@plt+0x4afc>
  40688c:	bl	404cd8 <sqrt@plt+0x3218>
  406890:	ldr	x8, [x24, #984]
  406894:	str	w0, [x8, #12]
  406898:	b	4065bc <sqrt@plt+0x4afc>
  40689c:	bl	404cd8 <sqrt@plt+0x3218>
  4068a0:	ldr	x8, [x24, #984]
  4068a4:	str	w0, [x8]
  4068a8:	b	4065bc <sqrt@plt+0x4afc>
  4068ac:	bl	404cd8 <sqrt@plt+0x3218>
  4068b0:	ldr	x8, [x24, #984]
  4068b4:	ldr	w9, [x8, #8]
  4068b8:	add	w9, w9, w0
  4068bc:	str	w9, [x8, #8]
  4068c0:	b	4065bc <sqrt@plt+0x4afc>
  4068c4:	ldr	x8, [x24, #984]
  4068c8:	ldr	x0, [x8, #24]
  4068cc:	bl	405ab4 <sqrt@plt+0x3ff4>
  4068d0:	ldr	x0, [x28, #960]
  4068d4:	ldr	x1, [x24, #984]
  4068d8:	ldr	x8, [x0]
  4068dc:	ldr	x8, [x8, #32]
  4068e0:	blr	x8
  4068e4:	b	4065bc <sqrt@plt+0x4afc>
  4068e8:	ldr	w8, [x25, #976]
  4068ec:	cmp	w8, #0x0
  4068f0:	b.gt	406914 <sqrt@plt+0x4e54>
  4068f4:	add	x0, sp, #0x10
  4068f8:	mov	w1, w26
  4068fc:	bl	407e6c <sqrt@plt+0x63ac>
  406900:	add	x1, sp, #0x10
  406904:	mov	x0, x19
  406908:	mov	x2, x20
  40690c:	mov	x3, x20
  406910:	bl	4080dc <sqrt@plt+0x661c>
  406914:	ldr	x0, [x28, #960]
  406918:	ldr	x8, [x0]
  40691c:	ldr	x8, [x8, #72]
  406920:	blr	x8
  406924:	bl	404cd8 <sqrt@plt+0x3218>
  406928:	bl	404cd8 <sqrt@plt+0x3218>
  40692c:	b	4065bc <sqrt@plt+0x4afc>
  406930:	ldr	w8, [x25, #976]
  406934:	cmp	w8, #0x1
  406938:	b.lt	406958 <sqrt@plt+0x4e98>  // b.tstop
  40693c:	ldr	x0, [x28, #960]
  406940:	ldr	x8, [x24, #984]
  406944:	ldr	x9, [x0]
  406948:	ldr	w1, [x8, #12]
  40694c:	ldr	x8, [x9, #56]
  406950:	blr	x8
  406954:	ldr	w8, [x25, #976]
  406958:	ldr	x26, [x28, #960]
  40695c:	add	w8, w8, #0x1
  406960:	str	w8, [x25, #976]
  406964:	bl	404cd8 <sqrt@plt+0x3218>
  406968:	ldr	x8, [x26]
  40696c:	mov	w1, w0
  406970:	mov	x0, x26
  406974:	ldr	x8, [x8, #48]
  406978:	blr	x8
  40697c:	ldr	x8, [x24, #984]
  406980:	str	wzr, [x8, #12]
  406984:	b	4065bc <sqrt@plt+0x4afc>
  406988:	bl	404cd8 <sqrt@plt+0x3218>
  40698c:	ldr	x8, [x24, #984]
  406990:	ldr	w9, [x8, #16]
  406994:	str	w0, [x8, #4]
  406998:	cmp	w9, w0
  40699c:	b.ne	4065bc <sqrt@plt+0x4afc>  // b.any
  4069a0:	str	wzr, [x8, #16]
  4069a4:	b	4065bc <sqrt@plt+0x4afc>
  4069a8:	ldr	w8, [x25, #976]
  4069ac:	cmp	w8, #0x0
  4069b0:	b.gt	4069d4 <sqrt@plt+0x4f14>
  4069b4:	add	x0, sp, #0x10
  4069b8:	mov	w1, w26
  4069bc:	bl	407e6c <sqrt@plt+0x63ac>
  4069c0:	add	x1, sp, #0x10
  4069c4:	mov	x0, x19
  4069c8:	mov	x2, x20
  4069cc:	mov	x3, x20
  4069d0:	bl	4080dc <sqrt@plt+0x661c>
  4069d4:	bl	405564 <sqrt@plt+0x3aa4>
  4069d8:	ldrb	w1, [x0]
  4069dc:	mov	x26, x0
  4069e0:	cbz	w1, 406a14 <sqrt@plt+0x4f54>
  4069e4:	ldr	x2, [x24, #984]
  4069e8:	add	x19, x26, #0x1
  4069ec:	ldr	x0, [x28, #960]
  4069f0:	add	x3, sp, #0x10
  4069f4:	bl	406e54 <sqrt@plt+0x5394>
  4069f8:	ldr	x2, [x24, #984]
  4069fc:	ldr	w8, [sp, #16]
  406a00:	ldr	w9, [x2, #8]
  406a04:	add	w8, w9, w8
  406a08:	str	w8, [x2, #8]
  406a0c:	ldrb	w1, [x19], #1
  406a10:	cbnz	w1, 4069ec <sqrt@plt+0x4f2c>
  406a14:	mov	x0, x26
  406a18:	b	406a98 <sqrt@plt+0x4fd8>
  406a1c:	ldr	w8, [x25, #976]
  406a20:	cmp	w8, #0x0
  406a24:	b.gt	406a48 <sqrt@plt+0x4f88>
  406a28:	add	x0, sp, #0x10
  406a2c:	mov	w1, w26
  406a30:	bl	407e6c <sqrt@plt+0x63ac>
  406a34:	add	x1, sp, #0x10
  406a38:	mov	x0, x19
  406a3c:	mov	x2, x20
  406a40:	mov	x3, x20
  406a44:	bl	4080dc <sqrt@plt+0x661c>
  406a48:	bl	404cd8 <sqrt@plt+0x3218>
  406a4c:	mov	w26, w0
  406a50:	bl	405564 <sqrt@plt+0x3aa4>
  406a54:	ldrb	w1, [x0]
  406a58:	mov	x27, x0
  406a5c:	cbz	w1, 406a94 <sqrt@plt+0x4fd4>
  406a60:	ldr	x2, [x24, #984]
  406a64:	add	x19, x27, #0x1
  406a68:	ldr	x0, [x28, #960]
  406a6c:	add	x3, sp, #0x10
  406a70:	bl	406e54 <sqrt@plt+0x5394>
  406a74:	ldr	x2, [x24, #984]
  406a78:	ldr	w8, [sp, #16]
  406a7c:	ldr	w9, [x2, #8]
  406a80:	add	w8, w8, w26
  406a84:	add	w8, w8, w9
  406a88:	str	w8, [x2, #8]
  406a8c:	ldrb	w1, [x19], #1
  406a90:	cbnz	w1, 406a68 <sqrt@plt+0x4fa8>
  406a94:	mov	x0, x27
  406a98:	bl	401950 <_ZdaPv@plt>
  406a9c:	adrp	x19, 40e000 <_ZdlPvm@@Base+0xdf8>
  406aa0:	add	x19, x19, #0x8d7
  406aa4:	b	4065bc <sqrt@plt+0x4afc>
  406aa8:	bl	404cd8 <sqrt@plt+0x3218>
  406aac:	ldr	x8, [x24, #984]
  406ab0:	ldr	w9, [x8, #12]
  406ab4:	add	w9, w9, w0
  406ab8:	str	w9, [x8, #12]
  406abc:	b	4065bc <sqrt@plt+0x4afc>
  406ac0:	bl	405fb8 <sqrt@plt+0x44f8>
  406ac4:	tbz	w0, #0, 4065bc <sqrt@plt+0x4afc>
  406ac8:	mov	w19, #0x1                   	// #1
  406acc:	b	406ad4 <sqrt@plt+0x5014>
  406ad0:	mov	w19, wzr
  406ad4:	ldr	w8, [x25, #976]
  406ad8:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406adc:	cmp	w8, #0x1
  406ae0:	b.lt	406afc <sqrt@plt+0x503c>  // b.tstop
  406ae4:	ldr	x0, [x28, #960]
  406ae8:	ldr	x8, [x24, #984]
  406aec:	ldr	x9, [x0]
  406af0:	ldr	w1, [x8, #12]
  406af4:	ldr	x8, [x9, #56]
  406af8:	blr	x8
  406afc:	ldr	x0, [x28, #960]
  406b00:	cbz	x0, 406b10 <sqrt@plt+0x5050>
  406b04:	ldr	x8, [x0]
  406b08:	ldr	x8, [x8, #8]
  406b0c:	blr	x8
  406b10:	ldr	x0, [x20, #968]
  406b14:	str	xzr, [x28, #960]
  406b18:	bl	4017b0 <fclose@plt>
  406b1c:	tbnz	w19, #0, 406b3c <sqrt@plt+0x507c>
  406b20:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b24:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406b28:	add	x1, x1, #0xf18
  406b2c:	add	x0, x0, #0xcbe
  406b30:	mov	x2, x1
  406b34:	mov	x3, x1
  406b38:	bl	4080a8 <sqrt@plt+0x65e8>
  406b3c:	bl	404bf8 <sqrt@plt+0x3138>
  406b40:	ldp	x20, x19, [sp, #112]
  406b44:	ldp	x22, x21, [sp, #96]
  406b48:	ldp	x24, x23, [sp, #80]
  406b4c:	ldp	x26, x25, [sp, #64]
  406b50:	ldp	x28, x27, [sp, #48]
  406b54:	ldp	x29, x30, [sp, #32]
  406b58:	add	sp, sp, #0x80
  406b5c:	ret
  406b60:	stp	x1, x2, [x0]
  406b64:	ret
  406b68:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  406b6c:	add	x8, x8, #0xd18
  406b70:	stp	xzr, xzr, [x0, #8]
  406b74:	str	x8, [x0]
  406b78:	str	wzr, [x0, #24]
  406b7c:	ret
  406b80:	stp	x29, x30, [sp, #-32]!
  406b84:	stp	x20, x19, [sp, #16]
  406b88:	mov	x29, sp
  406b8c:	mov	x19, x0
  406b90:	ldr	x0, [x0, #16]
  406b94:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  406b98:	add	x8, x8, #0xd18
  406b9c:	str	x8, [x19]
  406ba0:	cbz	x0, 406bd0 <sqrt@plt+0x5110>
  406ba4:	bl	401950 <_ZdaPv@plt>
  406ba8:	b	406bd0 <sqrt@plt+0x5110>
  406bac:	ldr	x8, [x20, #8]
  406bb0:	str	x8, [x19, #8]
  406bb4:	ldr	x0, [x20]
  406bb8:	cbz	x0, 406bc8 <sqrt@plt+0x5108>
  406bbc:	ldr	x8, [x0]
  406bc0:	ldr	x8, [x8, #8]
  406bc4:	blr	x8
  406bc8:	mov	x0, x20
  406bcc:	bl	40d1fc <_ZdlPv@@Base>
  406bd0:	ldr	x20, [x19, #8]
  406bd4:	cbnz	x20, 406bac <sqrt@plt+0x50ec>
  406bd8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bdc:	ldr	x19, [x8, #576]
  406be0:	mov	x0, x19
  406be4:	bl	401a60 <ferror@plt>
  406be8:	cbz	w0, 406c0c <sqrt@plt+0x514c>
  406bec:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bf0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406bf4:	add	x1, x1, #0xf18
  406bf8:	add	x0, x0, #0xda0
  406bfc:	mov	x2, x1
  406c00:	mov	x3, x1
  406c04:	bl	4080dc <sqrt@plt+0x661c>
  406c08:	b	406c18 <sqrt@plt+0x5158>
  406c0c:	mov	x0, x19
  406c10:	bl	401910 <fflush@plt>
  406c14:	tbnz	w0, #31, 406bec <sqrt@plt+0x512c>
  406c18:	ldp	x20, x19, [sp, #16]
  406c1c:	ldp	x29, x30, [sp], #32
  406c20:	ret
  406c24:	bl	407200 <sqrt@plt+0x5740>
  406c28:	brk	#0x1
  406c2c:	stp	x29, x30, [sp, #-80]!
  406c30:	str	x25, [sp, #16]
  406c34:	stp	x24, x23, [sp, #32]
  406c38:	stp	x22, x21, [sp, #48]
  406c3c:	stp	x20, x19, [sp, #64]
  406c40:	mov	x29, sp
  406c44:	mov	x21, x2
  406c48:	mov	w19, w1
  406c4c:	mov	x20, x0
  406c50:	tbz	w1, #31, 406c64 <sqrt@plt+0x51a4>
  406c54:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  406c58:	add	x1, x1, #0xdad
  406c5c:	mov	w0, #0x64                  	// #100
  406c60:	bl	40720c <sqrt@plt+0x574c>
  406c64:	ldr	w24, [x20, #24]
  406c68:	cmp	w24, w19
  406c6c:	b.gt	406d5c <sqrt@plt+0x529c>
  406c70:	sxtw	x23, w24
  406c74:	cbz	w23, 406d04 <sqrt@plt+0x5244>
  406c78:	lsl	w8, w24, #1
  406c7c:	cmp	w8, w19
  406c80:	csinc	w8, w8, w19, gt
  406c84:	ldr	x22, [x20, #16]
  406c88:	sxtw	x25, w8
  406c8c:	str	w8, [x20, #24]
  406c90:	sbfiz	x8, x8, #3, #32
  406c94:	cmp	xzr, x25, lsr #61
  406c98:	csinv	x0, x8, xzr, eq  // eq = none
  406c9c:	bl	4016e0 <_Znam@plt>
  406ca0:	cmp	w23, #0x1
  406ca4:	str	x0, [x20, #16]
  406ca8:	b.lt	406cd8 <sqrt@plt+0x5218>  // b.tstop
  406cac:	ldr	x8, [x22]
  406cb0:	cmp	w24, #0x1
  406cb4:	str	x8, [x0]
  406cb8:	b.eq	406cd8 <sqrt@plt+0x5218>  // b.none
  406cbc:	mov	w8, #0x1                   	// #1
  406cc0:	ldr	x9, [x20, #16]
  406cc4:	ldr	x10, [x22, x8, lsl #3]
  406cc8:	str	x10, [x9, x8, lsl #3]
  406ccc:	add	x8, x8, #0x1
  406cd0:	cmp	x24, x8
  406cd4:	b.ne	406cc0 <sqrt@plt+0x5200>  // b.any
  406cd8:	cmp	w23, w25
  406cdc:	b.ge	406cf4 <sqrt@plt+0x5234>  // b.tcont
  406ce0:	ldr	x8, [x20, #16]
  406ce4:	str	xzr, [x8, x23, lsl #3]
  406ce8:	add	x23, x23, #0x1
  406cec:	cmp	x25, x23
  406cf0:	b.ne	406ce0 <sqrt@plt+0x5220>  // b.any
  406cf4:	cbz	x22, 406d5c <sqrt@plt+0x529c>
  406cf8:	mov	x0, x22
  406cfc:	bl	401950 <_ZdaPv@plt>
  406d00:	b	406d5c <sqrt@plt+0x529c>
  406d04:	cmp	w19, #0xa
  406d08:	mov	w8, #0xa                   	// #10
  406d0c:	csinc	w22, w8, w19, lt  // lt = tstop
  406d10:	sxtw	x8, w22
  406d14:	sbfiz	x9, x22, #3, #32
  406d18:	cmp	xzr, x8, lsr #61
  406d1c:	csinv	x0, x9, xzr, eq  // eq = none
  406d20:	str	w22, [x20, #24]
  406d24:	bl	4016e0 <_Znam@plt>
  406d28:	cmp	w22, #0x1
  406d2c:	str	x0, [x20, #16]
  406d30:	b.lt	406d5c <sqrt@plt+0x529c>  // b.tstop
  406d34:	cmp	w22, #0x1
  406d38:	str	xzr, [x0]
  406d3c:	b.eq	406d5c <sqrt@plt+0x529c>  // b.none
  406d40:	mov	w8, w22
  406d44:	mov	w9, #0x1                   	// #1
  406d48:	ldr	x10, [x20, #16]
  406d4c:	str	xzr, [x10, x9, lsl #3]
  406d50:	add	x9, x9, #0x1
  406d54:	cmp	x8, x9
  406d58:	b.ne	406d48 <sqrt@plt+0x5288>  // b.any
  406d5c:	mov	x0, x20
  406d60:	mov	x1, x21
  406d64:	bl	406d88 <sqrt@plt+0x52c8>
  406d68:	ldr	x8, [x20, #16]
  406d6c:	ldr	x25, [sp, #16]
  406d70:	str	x0, [x8, w19, sxtw #3]
  406d74:	ldp	x20, x19, [sp, #64]
  406d78:	ldp	x22, x21, [sp, #48]
  406d7c:	ldp	x24, x23, [sp, #32]
  406d80:	ldp	x29, x30, [sp], #80
  406d84:	ret
  406d88:	stp	x29, x30, [sp, #-48]!
  406d8c:	str	x21, [sp, #16]
  406d90:	stp	x20, x19, [sp, #32]
  406d94:	mov	x29, sp
  406d98:	ldr	x21, [x0, #8]
  406d9c:	mov	x19, x0
  406da0:	mov	x20, x1
  406da4:	cbz	x21, 406dc4 <sqrt@plt+0x5304>
  406da8:	ldr	x0, [x21]
  406dac:	bl	409360 <sqrt@plt+0x78a0>
  406db0:	mov	x1, x20
  406db4:	bl	401990 <strcmp@plt>
  406db8:	cbz	w0, 406e14 <sqrt@plt+0x5354>
  406dbc:	ldr	x21, [x21, #8]
  406dc0:	cbnz	x21, 406da8 <sqrt@plt+0x52e8>
  406dc4:	ldr	x8, [x19]
  406dc8:	mov	x0, x19
  406dcc:	mov	x1, x20
  406dd0:	ldr	x8, [x8, #64]
  406dd4:	blr	x8
  406dd8:	mov	x20, x0
  406ddc:	cbnz	x0, 406dfc <sqrt@plt+0x533c>
  406de0:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406de4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406de8:	add	x1, x1, #0xf18
  406dec:	add	x0, x0, #0xdcc
  406df0:	mov	x2, x1
  406df4:	mov	x3, x1
  406df8:	bl	4080dc <sqrt@plt+0x661c>
  406dfc:	mov	w0, #0x10                  	// #16
  406e00:	bl	40d158 <_Znwm@@Base>
  406e04:	ldr	x8, [x19, #8]
  406e08:	stp	x20, x8, [x0]
  406e0c:	str	x0, [x19, #8]
  406e10:	b	406e18 <sqrt@plt+0x5358>
  406e14:	ldr	x20, [x21]
  406e18:	mov	x0, x20
  406e1c:	ldp	x20, x19, [sp, #32]
  406e20:	ldr	x21, [sp, #16]
  406e24:	ldp	x29, x30, [sp], #48
  406e28:	ret
  406e2c:	mov	x0, x1
  406e30:	mov	x1, xzr
  406e34:	mov	w2, wzr
  406e38:	b	4097b4 <sqrt@plt+0x7cf4>
  406e3c:	ret
  406e40:	ret
  406e44:	ret
  406e48:	ret
  406e4c:	ret
  406e50:	ret
  406e54:	sub	sp, sp, #0x40
  406e58:	stp	x29, x30, [sp, #16]
  406e5c:	str	x21, [sp, #32]
  406e60:	stp	x20, x19, [sp, #48]
  406e64:	add	x29, sp, #0x10
  406e68:	mov	x19, x3
  406e6c:	strb	w1, [x29, #28]
  406e70:	add	x1, x29, #0x1c
  406e74:	add	x3, x29, #0x18
  406e78:	add	x4, sp, #0x8
  406e7c:	mov	x20, x2
  406e80:	mov	x21, x0
  406e84:	strb	wzr, [x29, #29]
  406e88:	bl	406ed0 <sqrt@plt+0x5410>
  406e8c:	ldr	x8, [x21]
  406e90:	ldr	x2, [sp, #8]
  406e94:	ldr	w4, [x29, #24]
  406e98:	mov	x1, x0
  406e9c:	ldr	x8, [x8, #96]
  406ea0:	mov	x0, x21
  406ea4:	mov	x3, x20
  406ea8:	mov	x5, xzr
  406eac:	blr	x8
  406eb0:	cbz	x19, 406ebc <sqrt@plt+0x53fc>
  406eb4:	ldr	w8, [x29, #24]
  406eb8:	str	w8, [x19]
  406ebc:	ldp	x20, x19, [sp, #48]
  406ec0:	ldr	x21, [sp, #32]
  406ec4:	ldp	x29, x30, [sp, #16]
  406ec8:	add	sp, sp, #0x40
  406ecc:	ret
  406ed0:	sub	sp, sp, #0x60
  406ed4:	stp	x29, x30, [sp, #32]
  406ed8:	stp	x24, x23, [sp, #48]
  406edc:	stp	x22, x21, [sp, #64]
  406ee0:	stp	x20, x19, [sp, #80]
  406ee4:	add	x29, sp, #0x20
  406ee8:	mov	x24, x0
  406eec:	mov	x0, x1
  406ef0:	mov	x22, x4
  406ef4:	mov	x21, x3
  406ef8:	mov	x23, x2
  406efc:	mov	x19, x1
  406f00:	bl	40cfe8 <sqrt@plt+0xb528>
  406f04:	ldr	w1, [x23]
  406f08:	tbnz	w1, #31, 406f54 <sqrt@plt+0x5494>
  406f0c:	ldr	w8, [x24, #24]
  406f10:	cmp	w1, w8
  406f14:	b.ge	406f54 <sqrt@plt+0x5494>  // b.tcont
  406f18:	ldr	x8, [x24, #16]
  406f1c:	mov	x20, x0
  406f20:	ldr	x0, [x8, x1, lsl #3]
  406f24:	str	x0, [x22]
  406f28:	cbz	x0, 406f98 <sqrt@plt+0x54d8>
  406f2c:	mov	x1, x20
  406f30:	bl	4089ac <sqrt@plt+0x6eec>
  406f34:	cbz	w0, 406fac <sqrt@plt+0x54ec>
  406f38:	ldr	x0, [x22]
  406f3c:	ldr	w2, [x23, #4]
  406f40:	mov	x1, x20
  406f44:	bl	408aa0 <sqrt@plt+0x6fe0>
  406f48:	cbz	x21, 406f7c <sqrt@plt+0x54bc>
  406f4c:	str	w0, [x21]
  406f50:	b	406f7c <sqrt@plt+0x54bc>
  406f54:	add	x0, sp, #0x10
  406f58:	bl	407e4c <sqrt@plt+0x638c>
  406f5c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406f60:	add	x0, x0, #0xde4
  406f64:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f68:	add	x2, x2, #0xf18
  406f6c:	add	x1, sp, #0x10
  406f70:	mov	x3, x2
  406f74:	bl	408074 <sqrt@plt+0x65b4>
  406f78:	mov	x20, xzr
  406f7c:	mov	x0, x20
  406f80:	ldp	x20, x19, [sp, #80]
  406f84:	ldp	x22, x21, [sp, #64]
  406f88:	ldp	x24, x23, [sp, #48]
  406f8c:	ldp	x29, x30, [sp, #32]
  406f90:	add	sp, sp, #0x60
  406f94:	ret
  406f98:	add	x0, sp, #0x10
  406f9c:	bl	407e4c <sqrt@plt+0x638c>
  406fa0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406fa4:	add	x0, x0, #0xdfb
  406fa8:	b	406f64 <sqrt@plt+0x54a4>
  406fac:	ldrb	w8, [x19]
  406fb0:	cbz	w8, 406fbc <sqrt@plt+0x54fc>
  406fb4:	ldrb	w8, [x19, #1]
  406fb8:	cbz	w8, 406fe8 <sqrt@plt+0x5528>
  406fbc:	ldr	x0, [x22]
  406fc0:	bl	409360 <sqrt@plt+0x78a0>
  406fc4:	mov	x1, x0
  406fc8:	add	x0, sp, #0x10
  406fcc:	bl	407e24 <sqrt@plt+0x6364>
  406fd0:	mov	x0, sp
  406fd4:	mov	x1, x19
  406fd8:	bl	407e24 <sqrt@plt+0x6364>
  406fdc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  406fe0:	add	x0, x0, #0xe43
  406fe4:	b	407010 <sqrt@plt+0x5550>
  406fe8:	ldr	x0, [x22]
  406fec:	bl	409360 <sqrt@plt+0x78a0>
  406ff0:	mov	x1, x0
  406ff4:	add	x0, sp, #0x10
  406ff8:	bl	407e24 <sqrt@plt+0x6364>
  406ffc:	ldrb	w1, [x19]
  407000:	mov	x0, sp
  407004:	bl	407e6c <sqrt@plt+0x63ac>
  407008:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40700c:	add	x0, x0, #0xe13
  407010:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407014:	add	x3, x3, #0xf18
  407018:	add	x1, sp, #0x10
  40701c:	mov	x2, sp
  407020:	b	406f74 <sqrt@plt+0x54b4>
  407024:	sub	sp, sp, #0x40
  407028:	stp	x29, x30, [sp, #16]
  40702c:	stp	x22, x21, [sp, #32]
  407030:	stp	x20, x19, [sp, #48]
  407034:	add	x29, sp, #0x10
  407038:	mov	x19, x3
  40703c:	add	x3, sp, #0x4
  407040:	add	x4, sp, #0x8
  407044:	mov	x21, x2
  407048:	mov	x20, x1
  40704c:	mov	x22, x0
  407050:	bl	406ed0 <sqrt@plt+0x5410>
  407054:	cbz	x0, 407088 <sqrt@plt+0x55c8>
  407058:	ldr	x8, [x22]
  40705c:	ldr	x2, [sp, #8]
  407060:	ldr	w4, [sp, #4]
  407064:	mov	x1, x0
  407068:	ldr	x8, [x8, #96]
  40706c:	mov	x0, x22
  407070:	mov	x3, x21
  407074:	mov	x5, x20
  407078:	blr	x8
  40707c:	cbz	x19, 407088 <sqrt@plt+0x55c8>
  407080:	ldr	w8, [sp, #4]
  407084:	str	w8, [x19]
  407088:	ldp	x20, x19, [sp, #48]
  40708c:	ldp	x22, x21, [sp, #32]
  407090:	ldp	x29, x30, [sp, #16]
  407094:	add	sp, sp, #0x40
  407098:	ret
  40709c:	sub	sp, sp, #0x60
  4070a0:	stp	x29, x30, [sp, #32]
  4070a4:	stp	x24, x23, [sp, #48]
  4070a8:	stp	x22, x21, [sp, #64]
  4070ac:	stp	x20, x19, [sp, #80]
  4070b0:	add	x29, sp, #0x20
  4070b4:	mov	x20, x0
  4070b8:	mov	w0, w1
  4070bc:	mov	x22, x3
  4070c0:	mov	x19, x2
  4070c4:	mov	w21, w1
  4070c8:	bl	40cf24 <sqrt@plt+0xb464>
  4070cc:	ldr	w1, [x19]
  4070d0:	tbnz	w1, #31, 407150 <sqrt@plt+0x5690>
  4070d4:	ldr	w8, [x20, #24]
  4070d8:	cmp	w1, w8
  4070dc:	b.ge	407150 <sqrt@plt+0x5690>  // b.tcont
  4070e0:	ldr	x8, [x20, #16]
  4070e4:	ldr	x24, [x8, x1, lsl #3]
  4070e8:	cbz	x24, 40718c <sqrt@plt+0x56cc>
  4070ec:	mov	x23, x0
  4070f0:	mov	x0, x24
  4070f4:	mov	x1, x23
  4070f8:	bl	4089ac <sqrt@plt+0x6eec>
  4070fc:	cbz	w0, 4071a0 <sqrt@plt+0x56e0>
  407100:	ldr	w2, [x19, #4]
  407104:	mov	x0, x24
  407108:	mov	x1, x23
  40710c:	bl	408aa0 <sqrt@plt+0x6fe0>
  407110:	mov	w4, w0
  407114:	cbz	x22, 40711c <sqrt@plt+0x565c>
  407118:	str	w4, [x22]
  40711c:	ldr	x8, [x20]
  407120:	mov	x0, x20
  407124:	mov	x1, x23
  407128:	mov	x2, x24
  40712c:	ldr	x6, [x8, #96]
  407130:	mov	x3, x19
  407134:	ldp	x20, x19, [sp, #80]
  407138:	ldp	x22, x21, [sp, #64]
  40713c:	ldp	x24, x23, [sp, #48]
  407140:	ldp	x29, x30, [sp, #32]
  407144:	mov	x5, xzr
  407148:	add	sp, sp, #0x60
  40714c:	br	x6
  407150:	add	x0, sp, #0x10
  407154:	bl	407e4c <sqrt@plt+0x638c>
  407158:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40715c:	add	x0, x0, #0xde4
  407160:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407164:	add	x2, x2, #0xf18
  407168:	add	x1, sp, #0x10
  40716c:	mov	x3, x2
  407170:	bl	408074 <sqrt@plt+0x65b4>
  407174:	ldp	x20, x19, [sp, #80]
  407178:	ldp	x22, x21, [sp, #64]
  40717c:	ldp	x24, x23, [sp, #48]
  407180:	ldp	x29, x30, [sp, #32]
  407184:	add	sp, sp, #0x60
  407188:	ret
  40718c:	add	x0, sp, #0x10
  407190:	bl	407e4c <sqrt@plt+0x638c>
  407194:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  407198:	add	x0, x0, #0xdfb
  40719c:	b	407160 <sqrt@plt+0x56a0>
  4071a0:	mov	x0, x24
  4071a4:	bl	409360 <sqrt@plt+0x78a0>
  4071a8:	mov	x1, x0
  4071ac:	add	x0, sp, #0x10
  4071b0:	bl	407e24 <sqrt@plt+0x6364>
  4071b4:	mov	x0, sp
  4071b8:	mov	w1, w21
  4071bc:	bl	407e4c <sqrt@plt+0x638c>
  4071c0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  4071c4:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071c8:	add	x0, x0, #0xe75
  4071cc:	add	x3, x3, #0xf18
  4071d0:	add	x1, sp, #0x10
  4071d4:	mov	x2, sp
  4071d8:	b	407170 <sqrt@plt+0x56b0>
  4071dc:	tbnz	w1, #31, 4071f8 <sqrt@plt+0x5738>
  4071e0:	ldr	w8, [x0, #24]
  4071e4:	cmp	w8, w1
  4071e8:	b.le	4071f8 <sqrt@plt+0x5738>
  4071ec:	ldr	x8, [x0, #16]
  4071f0:	ldr	x0, [x8, w1, uxtw #3]
  4071f4:	ret
  4071f8:	mov	x0, xzr
  4071fc:	ret
  407200:	str	x30, [sp, #-16]!
  407204:	bl	401780 <__cxa_begin_catch@plt>
  407208:	bl	401730 <_ZSt9terminatev@plt>
  40720c:	stp	x29, x30, [sp, #-48]!
  407210:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  407214:	ldr	x2, [x8, #1064]
  407218:	str	x21, [sp, #16]
  40721c:	stp	x20, x19, [sp, #32]
  407220:	mov	x19, x1
  407224:	mov	w20, w0
  407228:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40722c:	mov	x29, sp
  407230:	cbz	x2, 407244 <sqrt@plt+0x5784>
  407234:	ldr	x0, [x21, #584]
  407238:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40723c:	add	x1, x1, #0xea6
  407240:	bl	401760 <fprintf@plt>
  407244:	ldr	x0, [x21, #584]
  407248:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40724c:	add	x1, x1, #0xeab
  407250:	mov	w2, w20
  407254:	mov	x3, x19
  407258:	bl	401760 <fprintf@plt>
  40725c:	ldr	x0, [x21, #584]
  407260:	bl	401910 <fflush@plt>
  407264:	bl	4019e0 <abort@plt>
  407268:	str	xzr, [x0, #32]
  40726c:	ldr	x8, [x1, #32]
  407270:	str	x8, [x0, #32]
  407274:	ldr	x8, [x1]
  407278:	str	x8, [x0]
  40727c:	ldr	w8, [x1, #8]
  407280:	str	w8, [x0, #8]
  407284:	ldr	w8, [x1, #12]
  407288:	str	w8, [x0, #12]
  40728c:	ldr	w8, [x1, #16]
  407290:	str	w8, [x0, #16]
  407294:	ret
  407298:	ret
  40729c:	ldr	w8, [x0]
  4072a0:	ldr	w9, [x1]
  4072a4:	cmp	w8, w9
  4072a8:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  4072ac:	sub	w8, w8, #0x1
  4072b0:	cmp	w8, #0x3
  4072b4:	b.hi	407348 <sqrt@plt+0x5888>  // b.pmore
  4072b8:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  4072bc:	add	x9, x9, #0xed4
  4072c0:	adr	x10, 4072d0 <sqrt@plt+0x5810>
  4072c4:	ldrb	w11, [x9, x8]
  4072c8:	add	x10, x10, x11, lsl #2
  4072cc:	br	x10
  4072d0:	ldr	w8, [x0, #4]
  4072d4:	ldr	w9, [x1, #4]
  4072d8:	cmp	w8, w9
  4072dc:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  4072e0:	ldr	w8, [x0, #8]
  4072e4:	ldr	w9, [x1, #8]
  4072e8:	cmp	w8, w9
  4072ec:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  4072f0:	ldr	w8, [x0, #12]
  4072f4:	ldr	w9, [x1, #12]
  4072f8:	b	407340 <sqrt@plt+0x5880>
  4072fc:	ldr	w8, [x0, #4]
  407300:	ldr	w9, [x1, #4]
  407304:	cmp	w8, w9
  407308:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  40730c:	ldr	w8, [x0, #8]
  407310:	ldr	w9, [x1, #8]
  407314:	cmp	w8, w9
  407318:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  40731c:	ldr	w8, [x0, #12]
  407320:	ldr	w9, [x1, #12]
  407324:	cmp	w8, w9
  407328:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  40732c:	ldr	w8, [x0, #16]
  407330:	ldr	w9, [x1, #16]
  407334:	b	407340 <sqrt@plt+0x5880>
  407338:	ldr	w8, [x0, #4]
  40733c:	ldr	w9, [x1, #4]
  407340:	cmp	w8, w9
  407344:	b.ne	407350 <sqrt@plt+0x5890>  // b.any
  407348:	mov	w0, #0x1                   	// #1
  40734c:	ret
  407350:	mov	w0, wzr
  407354:	ret
  407358:	stp	x29, x30, [sp, #-16]!
  40735c:	mov	x29, sp
  407360:	bl	40729c <sqrt@plt+0x57dc>
  407364:	cmp	w0, #0x0
  407368:	cset	w0, eq  // eq = none
  40736c:	ldp	x29, x30, [sp], #16
  407370:	ret
  407374:	ldr	w8, [x0, #4]
  407378:	str	w8, [x1]
  40737c:	ldr	w8, [x0, #8]
  407380:	str	w8, [x1, #4]
  407384:	ldr	w8, [x0, #12]
  407388:	str	w8, [x1, #8]
  40738c:	ldr	w8, [x0, #16]
  407390:	str	w8, [x1, #12]
  407394:	ldr	w0, [x0]
  407398:	ret
  40739c:	str	wzr, [x0]
  4073a0:	ret
  4073a4:	mov	w9, #0xffff                	// #65535
  4073a8:	cmp	w1, w9
  4073ac:	mov	w8, #0x3                   	// #3
  4073b0:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  4073b4:	cmp	w2, w9
  4073b8:	stp	w8, w10, [x0]
  4073bc:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  4073c0:	cmp	w3, w9
  4073c4:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  4073c8:	stp	w8, w9, [x0, #8]
  4073cc:	ret
  4073d0:	mov	w9, #0xffff                	// #65535
  4073d4:	cmp	w1, w9
  4073d8:	mov	w8, #0x1                   	// #1
  4073dc:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  4073e0:	cmp	w2, w9
  4073e4:	stp	w8, w10, [x0]
  4073e8:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  4073ec:	cmp	w3, w9
  4073f0:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  4073f4:	stp	w8, w9, [x0, #8]
  4073f8:	ret
  4073fc:	mov	w9, #0xffff                	// #65535
  407400:	cmp	w1, w9
  407404:	mov	w8, #0x2                   	// #2
  407408:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  40740c:	cmp	w2, w9
  407410:	stp	w8, w10, [x0]
  407414:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  407418:	cmp	w3, w9
  40741c:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  407420:	cmp	w4, w9
  407424:	stp	w8, w10, [x0, #8]
  407428:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  40742c:	str	w8, [x0, #16]
  407430:	ret
  407434:	mov	w9, #0xffff                	// #65535
  407438:	cmp	w1, w9
  40743c:	mov	w8, #0x4                   	// #4
  407440:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  407444:	stp	w8, w9, [x0]
  407448:	ret
  40744c:	str	w1, [x0]
  407450:	mov	x13, x2
  407454:	ldrb	w8, [x13, #1]!
  407458:	mov	w9, #0x2                   	// #2
  40745c:	mov	w10, #0x4                   	// #4
  407460:	cmp	w8, #0x23
  407464:	csel	x9, x10, x9, eq  // eq = none
  407468:	cbz	x3, 407514 <sqrt@plt+0x5a54>
  40746c:	add	x14, x2, #0x2
  407470:	cmp	w8, #0x23
  407474:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407478:	adrp	x12, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40747c:	csel	x13, x14, x13, eq  // eq = none
  407480:	adrp	x14, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407484:	mov	x10, xzr
  407488:	add	x11, x11, #0x810
  40748c:	add	x12, x12, #0x710
  407490:	add	x14, x14, #0x510
  407494:	add	x15, x0, x10, lsl #2
  407498:	mov	w16, wzr
  40749c:	mov	x17, xzr
  4074a0:	add	x15, x15, #0x4
  4074a4:	ldrb	w18, [x13, x17]
  4074a8:	ldrb	w1, [x11, x18]
  4074ac:	cbz	w1, 4074ec <sqrt@plt+0x5a2c>
  4074b0:	ldrb	w1, [x12, x18]
  4074b4:	cbz	w1, 4074c4 <sqrt@plt+0x5a04>
  4074b8:	add	w16, w18, w16, lsl #4
  4074bc:	sub	w16, w16, #0x30
  4074c0:	b	4074dc <sqrt@plt+0x5a1c>
  4074c4:	ldrb	w1, [x14, x18]
  4074c8:	add	w16, w18, w16, lsl #4
  4074cc:	cbz	w1, 4074d8 <sqrt@plt+0x5a18>
  4074d0:	sub	w16, w16, #0x37
  4074d4:	b	4074dc <sqrt@plt+0x5a1c>
  4074d8:	sub	w16, w16, #0x57
  4074dc:	add	x17, x17, #0x1
  4074e0:	cmp	x9, x17
  4074e4:	b.ne	4074a4 <sqrt@plt+0x59e4>  // b.any
  4074e8:	b	4074f4 <sqrt@plt+0x5a34>
  4074ec:	cmp	x9, x17
  4074f0:	b.ne	40751c <sqrt@plt+0x5a5c>  // b.any
  4074f4:	add	w17, w16, w16, lsl #8
  4074f8:	cmp	w8, #0x23
  4074fc:	add	x10, x10, #0x1
  407500:	csel	w16, w16, w17, eq  // eq = none
  407504:	cmp	x10, x3
  407508:	add	x13, x13, x9
  40750c:	str	w16, [x15]
  407510:	b.ne	407494 <sqrt@plt+0x59d4>  // b.any
  407514:	mov	w0, #0x1                   	// #1
  407518:	ret
  40751c:	mov	w0, wzr
  407520:	ret
  407524:	mov	x2, x1
  407528:	mov	w1, #0x3                   	// #3
  40752c:	mov	w3, #0x3                   	// #3
  407530:	b	40744c <sqrt@plt+0x598c>
  407534:	mov	x2, x1
  407538:	mov	w1, #0x1                   	// #1
  40753c:	mov	w3, #0x3                   	// #3
  407540:	b	40744c <sqrt@plt+0x598c>
  407544:	mov	x2, x1
  407548:	mov	w1, #0x2                   	// #2
  40754c:	mov	w3, #0x4                   	// #4
  407550:	b	40744c <sqrt@plt+0x598c>
  407554:	mov	x2, x1
  407558:	mov	w1, #0x4                   	// #4
  40755c:	mov	w3, #0x1                   	// #1
  407560:	b	40744c <sqrt@plt+0x598c>
  407564:	ldr	w8, [x0]
  407568:	sub	w8, w8, #0x1
  40756c:	cmp	w8, #0x3
  407570:	b.hi	4075b4 <sqrt@plt+0x5af4>  // b.pmore
  407574:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407578:	add	x9, x9, #0xed8
  40757c:	adr	x10, 40758c <sqrt@plt+0x5acc>
  407580:	ldrb	w11, [x9, x8]
  407584:	add	x10, x10, x11, lsl #2
  407588:	br	x10
  40758c:	ldr	w8, [x0, #4]
  407590:	mov	w9, #0xffff                	// #65535
  407594:	sub	w8, w9, w8
  407598:	str	w8, [x1]
  40759c:	ldr	w8, [x0, #8]
  4075a0:	sub	w8, w9, w8
  4075a4:	str	w8, [x2]
  4075a8:	ldr	w8, [x0, #12]
  4075ac:	sub	w8, w9, w8
  4075b0:	b	407664 <sqrt@plt+0x5ba4>
  4075b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4075b8:	add	x1, x1, #0xef8
  4075bc:	mov	w0, #0x100                 	// #256
  4075c0:	b	40720c <sqrt@plt+0x574c>
  4075c4:	ldr	w8, [x0, #16]
  4075c8:	ldr	w9, [x0, #4]
  4075cc:	mov	w10, #0xffff                	// #65535
  4075d0:	sub	w11, w10, w8
  4075d4:	mul	w9, w11, w9
  4075d8:	mov	w11, #0x8001                	// #32769
  4075dc:	movk	w11, #0x8000, lsl #16
  4075e0:	umull	x9, w9, w11
  4075e4:	lsr	x9, x9, #47
  4075e8:	add	w8, w9, w8
  4075ec:	cmp	w8, w10
  4075f0:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4075f4:	eor	w8, w8, #0xffff
  4075f8:	str	w8, [x1]
  4075fc:	ldr	w8, [x0, #16]
  407600:	ldr	w9, [x0, #8]
  407604:	sub	w12, w10, w8
  407608:	mul	w9, w12, w9
  40760c:	umull	x9, w9, w11
  407610:	lsr	x9, x9, #47
  407614:	add	w8, w9, w8
  407618:	cmp	w8, w10
  40761c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  407620:	eor	w8, w8, #0xffff
  407624:	str	w8, [x2]
  407628:	ldp	w9, w8, [x0, #12]
  40762c:	sub	w12, w10, w8
  407630:	mul	w9, w12, w9
  407634:	umull	x9, w9, w11
  407638:	lsr	x9, x9, #47
  40763c:	add	w8, w9, w8
  407640:	cmp	w8, w10
  407644:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  407648:	eor	w8, w8, #0xffff
  40764c:	b	407664 <sqrt@plt+0x5ba4>
  407650:	ldr	w8, [x0, #4]
  407654:	str	w8, [x1]
  407658:	ldr	w8, [x0, #8]
  40765c:	str	w8, [x2]
  407660:	ldr	w8, [x0, #12]
  407664:	str	w8, [x3]
  407668:	ret
  40766c:	ldr	w8, [x0, #4]
  407670:	str	w8, [x3]
  407674:	str	w8, [x2]
  407678:	str	w8, [x1]
  40767c:	ret
  407680:	ldr	w8, [x0]
  407684:	sub	w8, w8, #0x1
  407688:	cmp	w8, #0x3
  40768c:	b.hi	4076c0 <sqrt@plt+0x5c00>  // b.pmore
  407690:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407694:	add	x9, x9, #0xedc
  407698:	adr	x10, 4076a8 <sqrt@plt+0x5be8>
  40769c:	ldrb	w11, [x9, x8]
  4076a0:	add	x10, x10, x11, lsl #2
  4076a4:	br	x10
  4076a8:	ldr	w8, [x0, #4]
  4076ac:	str	w8, [x1]
  4076b0:	ldr	w8, [x0, #8]
  4076b4:	str	w8, [x2]
  4076b8:	ldr	w8, [x0, #12]
  4076bc:	b	407774 <sqrt@plt+0x5cb4>
  4076c0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4076c4:	add	x1, x1, #0xef8
  4076c8:	mov	w0, #0x11f                 	// #287
  4076cc:	b	40720c <sqrt@plt+0x574c>
  4076d0:	ldr	w8, [x0, #16]
  4076d4:	ldr	w9, [x0, #4]
  4076d8:	mov	w10, #0xffff                	// #65535
  4076dc:	sub	w11, w10, w8
  4076e0:	mul	w9, w11, w9
  4076e4:	mov	w11, #0x8001                	// #32769
  4076e8:	movk	w11, #0x8000, lsl #16
  4076ec:	umull	x9, w9, w11
  4076f0:	lsr	x9, x9, #47
  4076f4:	add	w8, w9, w8
  4076f8:	cmp	w8, w10
  4076fc:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  407700:	str	w8, [x1]
  407704:	ldr	w8, [x0, #16]
  407708:	ldr	w9, [x0, #8]
  40770c:	sub	w12, w10, w8
  407710:	mul	w9, w12, w9
  407714:	umull	x9, w9, w11
  407718:	lsr	x9, x9, #47
  40771c:	add	w8, w9, w8
  407720:	cmp	w8, w10
  407724:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  407728:	str	w8, [x2]
  40772c:	ldp	w9, w8, [x0, #12]
  407730:	sub	w12, w10, w8
  407734:	mul	w9, w12, w9
  407738:	umull	x9, w9, w11
  40773c:	lsr	x9, x9, #47
  407740:	add	w8, w9, w8
  407744:	cmp	w8, w10
  407748:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40774c:	b	407774 <sqrt@plt+0x5cb4>
  407750:	ldr	w8, [x0, #4]
  407754:	mov	w9, #0xffff                	// #65535
  407758:	sub	w8, w9, w8
  40775c:	str	w8, [x1]
  407760:	ldr	w8, [x0, #8]
  407764:	sub	w8, w9, w8
  407768:	str	w8, [x2]
  40776c:	ldr	w8, [x0, #12]
  407770:	sub	w8, w9, w8
  407774:	str	w8, [x3]
  407778:	ret
  40777c:	ldr	w8, [x0, #4]
  407780:	mov	w9, #0xffff                	// #65535
  407784:	sub	w8, w9, w8
  407788:	str	w8, [x3]
  40778c:	str	w8, [x2]
  407790:	str	w8, [x1]
  407794:	ret
  407798:	ldr	w8, [x0]
  40779c:	sub	w8, w8, #0x1
  4077a0:	cmp	w8, #0x3
  4077a4:	b.hi	407890 <sqrt@plt+0x5dd0>  // b.pmore
  4077a8:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  4077ac:	add	x9, x9, #0xee0
  4077b0:	adr	x10, 4077c0 <sqrt@plt+0x5d00>
  4077b4:	ldrb	w11, [x9, x8]
  4077b8:	add	x10, x10, x11, lsl #2
  4077bc:	br	x10
  4077c0:	ldp	w8, w9, [x0, #8]
  4077c4:	ldr	w10, [x0, #4]
  4077c8:	cmp	w8, w9
  4077cc:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  4077d0:	cmp	w10, w8
  4077d4:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  4077d8:	mov	w8, #0xffff                	// #65535
  4077dc:	cmp	w9, w8
  4077e0:	str	w9, [x4]
  4077e4:	b.eq	407868 <sqrt@plt+0x5da8>  // b.none
  4077e8:	ldr	w10, [x0, #4]
  4077ec:	sub	w11, w8, w9
  4077f0:	sub	w9, w10, w9
  4077f4:	lsl	w10, w9, #16
  4077f8:	sub	w9, w10, w9
  4077fc:	udiv	w9, w9, w11
  407800:	str	w9, [x1]
  407804:	ldr	w9, [x0, #8]
  407808:	ldr	w10, [x4]
  40780c:	sub	w9, w9, w10
  407810:	lsl	w11, w9, #16
  407814:	sub	w10, w8, w10
  407818:	sub	w9, w11, w9
  40781c:	udiv	w9, w9, w10
  407820:	str	w9, [x2]
  407824:	ldr	w9, [x0, #12]
  407828:	ldr	w10, [x4]
  40782c:	sub	w9, w9, w10
  407830:	b	407914 <sqrt@plt+0x5e54>
  407834:	ldp	w9, w10, [x0, #4]
  407838:	ldr	w11, [x0, #12]
  40783c:	mov	w8, #0xffff                	// #65535
  407840:	sub	w10, w8, w10
  407844:	sub	w11, w8, w11
  407848:	cmp	w10, w11
  40784c:	sub	w9, w8, w9
  407850:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  407854:	cmp	w9, w10
  407858:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  40785c:	cmp	w9, w8
  407860:	str	w9, [x4]
  407864:	b.ne	4078c4 <sqrt@plt+0x5e04>  // b.any
  407868:	str	w8, [x1]
  40786c:	str	w8, [x2]
  407870:	b	407924 <sqrt@plt+0x5e64>
  407874:	str	wzr, [x3]
  407878:	str	wzr, [x2]
  40787c:	str	wzr, [x1]
  407880:	ldr	w8, [x0, #4]
  407884:	mov	w9, #0xffff                	// #65535
  407888:	sub	w8, w9, w8
  40788c:	b	4078bc <sqrt@plt+0x5dfc>
  407890:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407894:	add	x1, x1, #0xef8
  407898:	mov	w0, #0x151                 	// #337
  40789c:	b	40720c <sqrt@plt+0x574c>
  4078a0:	ldr	w8, [x0, #4]
  4078a4:	str	w8, [x1]
  4078a8:	ldr	w8, [x0, #8]
  4078ac:	str	w8, [x2]
  4078b0:	ldr	w8, [x0, #12]
  4078b4:	str	w8, [x3]
  4078b8:	ldr	w8, [x0, #16]
  4078bc:	str	w8, [x4]
  4078c0:	ret
  4078c4:	ldr	w10, [x0, #4]
  4078c8:	sub	w9, w8, w9
  4078cc:	sub	w10, w9, w10
  4078d0:	lsl	w11, w10, #16
  4078d4:	sub	w10, w11, w10
  4078d8:	udiv	w9, w10, w9
  4078dc:	str	w9, [x1]
  4078e0:	ldr	w9, [x0, #8]
  4078e4:	ldr	w10, [x4]
  4078e8:	add	w9, w9, w10
  4078ec:	sub	w9, w8, w9
  4078f0:	lsl	w11, w9, #16
  4078f4:	sub	w10, w8, w10
  4078f8:	sub	w9, w11, w9
  4078fc:	udiv	w9, w9, w10
  407900:	str	w9, [x2]
  407904:	ldr	w9, [x0, #12]
  407908:	ldr	w10, [x4]
  40790c:	add	w9, w9, w10
  407910:	sub	w9, w8, w9
  407914:	lsl	w11, w9, #16
  407918:	sub	w9, w11, w9
  40791c:	sub	w8, w8, w10
  407920:	udiv	w8, w9, w8
  407924:	str	w8, [x3]
  407928:	ret
  40792c:	ldr	w8, [x0]
  407930:	sub	w8, w8, #0x1
  407934:	cmp	w8, #0x3
  407938:	b.hi	407990 <sqrt@plt+0x5ed0>  // b.pmore
  40793c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407940:	add	x9, x9, #0xee4
  407944:	adr	x10, 407954 <sqrt@plt+0x5e94>
  407948:	ldrb	w11, [x9, x8]
  40794c:	add	x10, x10, x11, lsl #2
  407950:	br	x10
  407954:	ldp	w9, w10, [x0, #4]
  407958:	ldr	w12, [x0, #12]
  40795c:	mov	w8, #0xde                  	// #222
  407960:	mov	w11, #0x2c3                 	// #707
  407964:	mul	w8, w9, w8
  407968:	mov	w13, #0x47                  	// #71
  40796c:	mov	w14, #0x4dd3                	// #19923
  407970:	madd	w8, w10, w11, w8
  407974:	movk	w14, #0x1062, lsl #16
  407978:	madd	w8, w12, w13, w8
  40797c:	umull	x8, w8, w14
  407980:	lsr	x8, x8, #38
  407984:	mov	w9, #0xffff                	// #65535
  407988:	sub	w8, w9, w8
  40798c:	b	407a20 <sqrt@plt+0x5f60>
  407990:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407994:	add	x1, x1, #0xef8
  407998:	mov	w0, #0x16a                 	// #362
  40799c:	b	40720c <sqrt@plt+0x574c>
  4079a0:	ldp	w8, w10, [x0, #4]
  4079a4:	mov	w9, #0xde                  	// #222
  4079a8:	mov	w11, #0x2c3                 	// #707
  4079ac:	mul	w8, w8, w9
  4079b0:	madd	w8, w10, w11, w8
  4079b4:	ldp	w9, w11, [x0, #12]
  4079b8:	mov	w10, #0x47                  	// #71
  4079bc:	madd	w8, w9, w10, w8
  4079c0:	mov	w9, #0x4dd3                	// #19923
  4079c4:	movk	w9, #0x1062, lsl #16
  4079c8:	umull	x8, w8, w9
  4079cc:	mov	w10, #0xffff                	// #65535
  4079d0:	lsr	x8, x8, #38
  4079d4:	sub	w8, w10, w8
  4079d8:	sub	w9, w10, w11
  4079dc:	mul	w8, w8, w9
  4079e0:	b	407a20 <sqrt@plt+0x5f60>
  4079e4:	ldp	w9, w10, [x0, #4]
  4079e8:	ldr	w12, [x0, #12]
  4079ec:	mov	w8, #0xde                  	// #222
  4079f0:	mov	w11, #0x2c3                 	// #707
  4079f4:	mul	w8, w9, w8
  4079f8:	mov	w13, #0x47                  	// #71
  4079fc:	madd	w8, w10, w11, w8
  407a00:	mov	w9, #0x4dd3                	// #19923
  407a04:	madd	w8, w12, w13, w8
  407a08:	movk	w9, #0x1062, lsl #16
  407a0c:	umull	x8, w8, w9
  407a10:	lsr	x8, x8, #38
  407a14:	str	w8, [x1]
  407a18:	ret
  407a1c:	ldr	w8, [x0, #4]
  407a20:	str	w8, [x1]
  407a24:	ret
  407a28:	stp	x29, x30, [sp, #-32]!
  407a2c:	stp	x20, x19, [sp, #16]
  407a30:	mov	x29, sp
  407a34:	mov	x20, x0
  407a38:	mov	w0, #0x1e                  	// #30
  407a3c:	bl	4016e0 <_Znam@plt>
  407a40:	ldr	w8, [x20]
  407a44:	mov	x19, x0
  407a48:	cmp	w8, #0x4
  407a4c:	b.hi	407b58 <sqrt@plt+0x6098>  // b.pmore
  407a50:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407a54:	add	x9, x9, #0xee8
  407a58:	adr	x10, 407a68 <sqrt@plt+0x5fa8>
  407a5c:	ldrb	w11, [x9, x8]
  407a60:	add	x10, x10, x11, lsl #2
  407a64:	br	x10
  407a68:	mov	x8, #0x6564                	// #25956
  407a6c:	movk	x8, #0x6166, lsl #16
  407a70:	movk	x8, #0x6c75, lsl #32
  407a74:	movk	x8, #0x74, lsl #48
  407a78:	str	x8, [x19]
  407a7c:	b	407b58 <sqrt@plt+0x6098>
  407a80:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  407a84:	ldp	s0, s1, [x20, #4]
  407a88:	ldr	s2, [x20, #12]
  407a8c:	ldr	d3, [x8, #3824]
  407a90:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407a94:	ucvtf	d0, d0
  407a98:	ucvtf	d1, d1
  407a9c:	ucvtf	d2, d2
  407aa0:	fdiv	d0, d0, d3
  407aa4:	fdiv	d1, d1, d3
  407aa8:	fdiv	d2, d2, d3
  407aac:	add	x1, x1, #0xf2a
  407ab0:	b	407b28 <sqrt@plt+0x6068>
  407ab4:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  407ab8:	ldp	s0, s1, [x20, #4]
  407abc:	ldp	s2, s3, [x20, #12]
  407ac0:	ldr	d4, [x8, #3824]
  407ac4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407ac8:	ucvtf	d0, d0
  407acc:	ucvtf	d1, d1
  407ad0:	ucvtf	d2, d2
  407ad4:	ucvtf	d3, d3
  407ad8:	fdiv	d0, d0, d4
  407adc:	fdiv	d1, d1, d4
  407ae0:	fdiv	d2, d2, d4
  407ae4:	fdiv	d3, d3, d4
  407ae8:	add	x1, x1, #0xf40
  407aec:	mov	x0, x19
  407af0:	bl	401840 <sprintf@plt>
  407af4:	b	407b58 <sqrt@plt+0x6098>
  407af8:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  407afc:	ldp	s0, s1, [x20, #4]
  407b00:	ldr	s2, [x20, #12]
  407b04:	ldr	d3, [x8, #3824]
  407b08:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407b0c:	ucvtf	d0, d0
  407b10:	ucvtf	d1, d1
  407b14:	ucvtf	d2, d2
  407b18:	fdiv	d0, d0, d3
  407b1c:	fdiv	d1, d1, d3
  407b20:	fdiv	d2, d2, d3
  407b24:	add	x1, x1, #0xf14
  407b28:	mov	x0, x19
  407b2c:	bl	401840 <sprintf@plt>
  407b30:	b	407b58 <sqrt@plt+0x6098>
  407b34:	ldr	s0, [x20, #4]
  407b38:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  407b3c:	ldr	d1, [x8, #3824]
  407b40:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407b44:	ucvtf	d0, d0
  407b48:	add	x1, x1, #0xf5d
  407b4c:	fdiv	d0, d0, d1
  407b50:	mov	x0, x19
  407b54:	bl	401840 <sprintf@plt>
  407b58:	mov	x0, x19
  407b5c:	ldp	x20, x19, [sp, #16]
  407b60:	ldp	x29, x30, [sp], #32
  407b64:	ret
  407b68:	stp	x29, x30, [sp, #-16]!
  407b6c:	mov	w2, #0x100                 	// #256
  407b70:	mov	w1, wzr
  407b74:	mov	x29, sp
  407b78:	bl	4017f0 <memset@plt>
  407b7c:	ldp	x29, x30, [sp], #16
  407b80:	ret
  407b84:	mov	w2, #0x100                 	// #256
  407b88:	mov	w1, wzr
  407b8c:	b	4017f0 <memset@plt>
  407b90:	stp	x29, x30, [sp, #-32]!
  407b94:	stp	x20, x19, [sp, #16]
  407b98:	mov	x20, x1
  407b9c:	mov	w2, #0x100                 	// #256
  407ba0:	mov	w1, wzr
  407ba4:	mov	x29, sp
  407ba8:	mov	x19, x0
  407bac:	bl	4017f0 <memset@plt>
  407bb0:	ldrb	w8, [x20]
  407bb4:	cbz	w8, 407bd0 <sqrt@plt+0x6110>
  407bb8:	add	x9, x20, #0x1
  407bbc:	mov	w10, #0x1                   	// #1
  407bc0:	and	x8, x8, #0xff
  407bc4:	strb	w10, [x19, x8]
  407bc8:	ldrb	w8, [x9], #1
  407bcc:	cbnz	w8, 407bc0 <sqrt@plt+0x6100>
  407bd0:	ldp	x20, x19, [sp, #16]
  407bd4:	ldp	x29, x30, [sp], #32
  407bd8:	ret
  407bdc:	stp	x29, x30, [sp, #-32]!
  407be0:	stp	x20, x19, [sp, #16]
  407be4:	mov	x20, x1
  407be8:	mov	w2, #0x100                 	// #256
  407bec:	mov	w1, wzr
  407bf0:	mov	x29, sp
  407bf4:	mov	x19, x0
  407bf8:	bl	4017f0 <memset@plt>
  407bfc:	ldrb	w8, [x20]
  407c00:	cbz	w8, 407c1c <sqrt@plt+0x615c>
  407c04:	add	x9, x20, #0x1
  407c08:	mov	w10, #0x1                   	// #1
  407c0c:	and	x8, x8, #0xff
  407c10:	strb	w10, [x19, x8]
  407c14:	ldrb	w8, [x9], #1
  407c18:	cbnz	w8, 407c0c <sqrt@plt+0x614c>
  407c1c:	ldp	x20, x19, [sp, #16]
  407c20:	ldp	x29, x30, [sp], #32
  407c24:	ret
  407c28:	ret
  407c2c:	mov	x8, xzr
  407c30:	mov	w9, #0x1                   	// #1
  407c34:	ldrb	w10, [x1, x8]
  407c38:	cbz	w10, 407c40 <sqrt@plt+0x6180>
  407c3c:	strb	w9, [x0, x8]
  407c40:	add	x8, x8, #0x1
  407c44:	cmp	x8, #0x100
  407c48:	b.ne	407c34 <sqrt@plt+0x6174>  // b.any
  407c4c:	ret
  407c50:	stp	x29, x30, [sp, #-96]!
  407c54:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c58:	ldr	w9, [x8, #3856]
  407c5c:	stp	x28, x27, [sp, #16]
  407c60:	stp	x26, x25, [sp, #32]
  407c64:	stp	x24, x23, [sp, #48]
  407c68:	stp	x22, x21, [sp, #64]
  407c6c:	stp	x20, x19, [sp, #80]
  407c70:	mov	x29, sp
  407c74:	cbnz	w9, 407e08 <sqrt@plt+0x6348>
  407c78:	adrp	x22, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c7c:	adrp	x23, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c80:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c84:	adrp	x25, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c88:	adrp	x26, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c8c:	adrp	x27, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c90:	adrp	x28, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c94:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c98:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c9c:	mov	x19, xzr
  407ca0:	mov	w9, #0x1                   	// #1
  407ca4:	add	x22, x22, #0x610
  407ca8:	add	x23, x23, #0x710
  407cac:	add	x24, x24, #0x810
  407cb0:	add	x25, x25, #0x910
  407cb4:	add	x26, x26, #0xa10
  407cb8:	add	x27, x27, #0xb10
  407cbc:	add	x28, x28, #0xc10
  407cc0:	add	x20, x20, #0xd10
  407cc4:	add	x21, x21, #0xe10
  407cc8:	str	w9, [x8, #3856]
  407ccc:	tst	w19, #0x7fffff80
  407cd0:	b.eq	407d14 <sqrt@plt+0x6254>  // b.none
  407cd4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cd8:	add	x9, x9, #0x410
  407cdc:	strb	wzr, [x9, x19]
  407ce0:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ce4:	mov	w8, wzr
  407ce8:	add	x9, x9, #0x510
  407cec:	strb	wzr, [x9, x19]
  407cf0:	strb	wzr, [x22, x19]
  407cf4:	strb	wzr, [x23, x19]
  407cf8:	strb	wzr, [x24, x19]
  407cfc:	strb	wzr, [x25, x19]
  407d00:	strb	wzr, [x26, x19]
  407d04:	strb	wzr, [x27, x19]
  407d08:	strb	wzr, [x28, x19]
  407d0c:	strb	wzr, [x20, x19]
  407d10:	b	407df8 <sqrt@plt+0x6338>
  407d14:	mov	w0, w19
  407d18:	bl	401940 <isalpha@plt>
  407d1c:	cmp	w0, #0x0
  407d20:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d24:	cset	w8, ne  // ne = any
  407d28:	add	x9, x9, #0x410
  407d2c:	mov	w0, w19
  407d30:	strb	w8, [x9, x19]
  407d34:	bl	4018c0 <isupper@plt>
  407d38:	cmp	w0, #0x0
  407d3c:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d40:	cset	w8, ne  // ne = any
  407d44:	add	x9, x9, #0x510
  407d48:	mov	w0, w19
  407d4c:	strb	w8, [x9, x19]
  407d50:	bl	4017a0 <islower@plt>
  407d54:	cmp	w0, #0x0
  407d58:	sub	w8, w19, #0x30
  407d5c:	cset	w9, ne  // ne = any
  407d60:	cmp	w8, #0xa
  407d64:	cset	w8, cc  // cc = lo, ul, last
  407d68:	mov	w0, w19
  407d6c:	strb	w9, [x22, x19]
  407d70:	strb	w8, [x23, x19]
  407d74:	bl	401850 <isxdigit@plt>
  407d78:	cmp	w0, #0x0
  407d7c:	cset	w8, ne  // ne = any
  407d80:	mov	w0, w19
  407d84:	strb	w8, [x24, x19]
  407d88:	bl	4017c0 <isspace@plt>
  407d8c:	cmp	w0, #0x0
  407d90:	cset	w8, ne  // ne = any
  407d94:	mov	w0, w19
  407d98:	strb	w8, [x25, x19]
  407d9c:	bl	4019c0 <ispunct@plt>
  407da0:	cmp	w0, #0x0
  407da4:	cset	w8, ne  // ne = any
  407da8:	mov	w0, w19
  407dac:	strb	w8, [x26, x19]
  407db0:	bl	401740 <isalnum@plt>
  407db4:	cmp	w0, #0x0
  407db8:	cset	w8, ne  // ne = any
  407dbc:	mov	w0, w19
  407dc0:	strb	w8, [x27, x19]
  407dc4:	bl	4018a0 <isprint@plt>
  407dc8:	cmp	w0, #0x0
  407dcc:	cset	w8, ne  // ne = any
  407dd0:	mov	w0, w19
  407dd4:	strb	w8, [x28, x19]
  407dd8:	bl	401870 <isgraph@plt>
  407ddc:	cmp	w0, #0x0
  407de0:	cset	w8, ne  // ne = any
  407de4:	mov	w0, w19
  407de8:	strb	w8, [x20, x19]
  407dec:	bl	4019d0 <iscntrl@plt>
  407df0:	cmp	w0, #0x0
  407df4:	cset	w8, ne  // ne = any
  407df8:	strb	w8, [x21, x19]
  407dfc:	add	x19, x19, #0x1
  407e00:	cmp	x19, #0x100
  407e04:	b.ne	407ccc <sqrt@plt+0x620c>  // b.any
  407e08:	ldp	x20, x19, [sp, #80]
  407e0c:	ldp	x22, x21, [sp, #64]
  407e10:	ldp	x24, x23, [sp, #48]
  407e14:	ldp	x26, x25, [sp, #32]
  407e18:	ldp	x28, x27, [sp, #16]
  407e1c:	ldp	x29, x30, [sp], #96
  407e20:	ret
  407e24:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407e28:	mov	w8, #0x1                   	// #1
  407e2c:	add	x9, x9, #0xf6d
  407e30:	cmp	x1, #0x0
  407e34:	str	w8, [x0]
  407e38:	csel	x8, x9, x1, eq  // eq = none
  407e3c:	str	x8, [x0, #8]
  407e40:	ret
  407e44:	str	wzr, [x0]
  407e48:	ret
  407e4c:	mov	w8, #0x3                   	// #3
  407e50:	str	w8, [x0]
  407e54:	str	w1, [x0, #8]
  407e58:	ret
  407e5c:	mov	w8, #0x4                   	// #4
  407e60:	str	w8, [x0]
  407e64:	str	w1, [x0, #8]
  407e68:	ret
  407e6c:	mov	w8, #0x2                   	// #2
  407e70:	str	w8, [x0]
  407e74:	strb	w1, [x0, #8]
  407e78:	ret
  407e7c:	mov	w8, #0x2                   	// #2
  407e80:	str	w8, [x0]
  407e84:	strb	w1, [x0, #8]
  407e88:	ret
  407e8c:	mov	w8, #0x5                   	// #5
  407e90:	str	w8, [x0]
  407e94:	str	d0, [x0, #8]
  407e98:	ret
  407e9c:	ldr	w8, [x0]
  407ea0:	cmp	w8, #0x0
  407ea4:	cset	w0, eq  // eq = none
  407ea8:	ret
  407eac:	stp	x29, x30, [sp, #-16]!
  407eb0:	mov	x29, sp
  407eb4:	ldr	w8, [x0]
  407eb8:	sub	w8, w8, #0x1
  407ebc:	cmp	w8, #0x4
  407ec0:	b.hi	407ef0 <sqrt@plt+0x6430>  // b.pmore
  407ec4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  407ec8:	add	x9, x9, #0xf68
  407ecc:	adr	x10, 407edc <sqrt@plt+0x641c>
  407ed0:	ldrb	w11, [x9, x8]
  407ed4:	add	x10, x10, x11, lsl #2
  407ed8:	br	x10
  407edc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ee0:	ldrb	w0, [x0, #8]
  407ee4:	ldr	x1, [x8, #584]
  407ee8:	ldp	x29, x30, [sp], #16
  407eec:	b	401790 <putc@plt>
  407ef0:	ldp	x29, x30, [sp], #16
  407ef4:	ret
  407ef8:	ldr	x0, [x0, #8]
  407efc:	b	407f14 <sqrt@plt+0x6454>
  407f00:	ldr	w0, [x0, #8]
  407f04:	bl	40c4a0 <sqrt@plt+0xa9e0>
  407f08:	b	407f14 <sqrt@plt+0x6454>
  407f0c:	ldr	w0, [x0, #8]
  407f10:	bl	40c53c <sqrt@plt+0xaa7c>
  407f14:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f18:	ldr	x1, [x8, #584]
  407f1c:	ldp	x29, x30, [sp], #16
  407f20:	b	4016f0 <fputs@plt>
  407f24:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f28:	ldr	x8, [x8, #584]
  407f2c:	ldr	d0, [x0, #8]
  407f30:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407f34:	add	x1, x1, #0xf74
  407f38:	mov	x0, x8
  407f3c:	ldp	x29, x30, [sp], #16
  407f40:	b	401760 <fprintf@plt>
  407f44:	stp	x29, x30, [sp, #-80]!
  407f48:	str	x25, [sp, #16]
  407f4c:	stp	x24, x23, [sp, #32]
  407f50:	stp	x22, x21, [sp, #48]
  407f54:	stp	x20, x19, [sp, #64]
  407f58:	mov	x29, sp
  407f5c:	mov	x19, x3
  407f60:	mov	x20, x2
  407f64:	mov	x21, x1
  407f68:	mov	x23, x0
  407f6c:	cbnz	x0, 407f80 <sqrt@plt+0x64c0>
  407f70:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  407f74:	add	x1, x1, #0xf77
  407f78:	mov	w0, #0x62                  	// #98
  407f7c:	bl	40720c <sqrt@plt+0x574c>
  407f80:	adrp	x22, 40e000 <_ZdlPvm@@Base+0xdf8>
  407f84:	add	x22, x22, #0xf77
  407f88:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f8c:	mov	x25, x23
  407f90:	ldrb	w0, [x25], #1
  407f94:	cmp	w0, #0x25
  407f98:	b.eq	407fb0 <sqrt@plt+0x64f0>  // b.none
  407f9c:	cbz	w0, 40805c <sqrt@plt+0x659c>
  407fa0:	ldr	x1, [x24, #584]
  407fa4:	bl	401790 <putc@plt>
  407fa8:	mov	x23, x25
  407fac:	b	407f8c <sqrt@plt+0x64cc>
  407fb0:	ldrb	w8, [x23, #1]
  407fb4:	add	x23, x23, #0x2
  407fb8:	cmp	w8, #0x31
  407fbc:	b.le	407ff0 <sqrt@plt+0x6530>
  407fc0:	cmp	w8, #0x32
  407fc4:	b.eq	408014 <sqrt@plt+0x6554>  // b.none
  407fc8:	cmp	w8, #0x33
  407fcc:	b.ne	40803c <sqrt@plt+0x657c>  // b.any
  407fd0:	ldr	w8, [x19]
  407fd4:	cbnz	w8, 407fe4 <sqrt@plt+0x6524>
  407fd8:	mov	w0, #0x74                  	// #116
  407fdc:	mov	x1, x22
  407fe0:	bl	40720c <sqrt@plt+0x574c>
  407fe4:	mov	x0, x19
  407fe8:	bl	407eac <sqrt@plt+0x63ec>
  407fec:	b	407f8c <sqrt@plt+0x64cc>
  407ff0:	b.ne	408034 <sqrt@plt+0x6574>  // b.any
  407ff4:	ldr	w8, [x21]
  407ff8:	cbnz	w8, 408008 <sqrt@plt+0x6548>
  407ffc:	mov	w0, #0x6c                  	// #108
  408000:	mov	x1, x22
  408004:	bl	40720c <sqrt@plt+0x574c>
  408008:	mov	x0, x21
  40800c:	bl	407eac <sqrt@plt+0x63ec>
  408010:	b	407f8c <sqrt@plt+0x64cc>
  408014:	ldr	w8, [x20]
  408018:	cbnz	w8, 408028 <sqrt@plt+0x6568>
  40801c:	mov	w0, #0x70                  	// #112
  408020:	mov	x1, x22
  408024:	bl	40720c <sqrt@plt+0x574c>
  408028:	mov	x0, x20
  40802c:	bl	407eac <sqrt@plt+0x63ec>
  408030:	b	407f8c <sqrt@plt+0x64cc>
  408034:	cmp	w8, #0x25
  408038:	b.eq	40804c <sqrt@plt+0x658c>  // b.none
  40803c:	mov	w0, #0x78                  	// #120
  408040:	mov	x1, x22
  408044:	bl	40720c <sqrt@plt+0x574c>
  408048:	b	407f8c <sqrt@plt+0x64cc>
  40804c:	ldr	x1, [x24, #584]
  408050:	mov	w0, #0x25                  	// #37
  408054:	bl	4018d0 <fputc@plt>
  408058:	b	407f8c <sqrt@plt+0x64cc>
  40805c:	ldp	x20, x19, [sp, #64]
  408060:	ldp	x22, x21, [sp, #48]
  408064:	ldp	x24, x23, [sp, #32]
  408068:	ldr	x25, [sp, #16]
  40806c:	ldp	x29, x30, [sp], #80
  408070:	ret
  408074:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408078:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40807c:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408080:	ldr	x8, [x8, #928]
  408084:	mov	x6, x2
  408088:	mov	x5, x1
  40808c:	ldr	x1, [x9, #936]
  408090:	ldr	w2, [x10, #944]
  408094:	mov	x7, x3
  408098:	mov	w3, #0x1                   	// #1
  40809c:	mov	x4, x0
  4080a0:	mov	x0, x8
  4080a4:	b	408130 <sqrt@plt+0x6670>
  4080a8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080ac:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080b0:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080b4:	ldr	x8, [x8, #928]
  4080b8:	mov	x6, x2
  4080bc:	mov	x5, x1
  4080c0:	ldr	x1, [x9, #936]
  4080c4:	ldr	w2, [x10, #944]
  4080c8:	mov	x7, x3
  4080cc:	mov	x4, x0
  4080d0:	mov	x0, x8
  4080d4:	mov	w3, wzr
  4080d8:	b	408130 <sqrt@plt+0x6670>
  4080dc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080e0:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080e4:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080e8:	ldr	x8, [x8, #928]
  4080ec:	mov	x6, x2
  4080f0:	mov	x5, x1
  4080f4:	ldr	x1, [x9, #936]
  4080f8:	ldr	w2, [x10, #944]
  4080fc:	mov	x7, x3
  408100:	mov	w3, #0x2                   	// #2
  408104:	mov	x4, x0
  408108:	mov	x0, x8
  40810c:	b	408130 <sqrt@plt+0x6670>
  408110:	mov	x7, x5
  408114:	mov	x6, x4
  408118:	mov	x5, x3
  40811c:	mov	x4, x2
  408120:	mov	w2, w1
  408124:	mov	w3, #0x1                   	// #1
  408128:	mov	x1, xzr
  40812c:	b	408130 <sqrt@plt+0x6670>
  408130:	stp	x29, x30, [sp, #-96]!
  408134:	str	x27, [sp, #16]
  408138:	stp	x26, x25, [sp, #32]
  40813c:	stp	x24, x23, [sp, #48]
  408140:	stp	x22, x21, [sp, #64]
  408144:	stp	x20, x19, [sp, #80]
  408148:	mov	x29, sp
  40814c:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  408150:	mov	w24, w2
  408154:	ldr	x2, [x8, #1064]
  408158:	mov	x20, x7
  40815c:	mov	x21, x6
  408160:	mov	x22, x5
  408164:	mov	x23, x4
  408168:	mov	w19, w3
  40816c:	mov	x25, x1
  408170:	mov	x26, x0
  408174:	adrp	x27, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408178:	cbnz	x2, 408188 <sqrt@plt+0x66c8>
  40817c:	mov	w8, wzr
  408180:	cbnz	x26, 4081a0 <sqrt@plt+0x66e0>
  408184:	b	4081e4 <sqrt@plt+0x6724>
  408188:	ldr	x0, [x27, #584]
  40818c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  408190:	add	x1, x1, #0xf94
  408194:	bl	401760 <fprintf@plt>
  408198:	mov	w8, #0x1                   	// #1
  40819c:	cbz	x26, 4081e4 <sqrt@plt+0x6724>
  4081a0:	tbnz	w24, #31, 4081e4 <sqrt@plt+0x6724>
  4081a4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4081a8:	add	x1, x1, #0xbd2
  4081ac:	mov	x0, x26
  4081b0:	bl	401990 <strcmp@plt>
  4081b4:	mov	w8, w0
  4081b8:	ldr	x0, [x27, #584]
  4081bc:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  4081c0:	add	x9, x9, #0xa06
  4081c4:	cmp	w8, #0x0
  4081c8:	csel	x2, x9, x26, eq  // eq = none
  4081cc:	cbnz	x25, 4081ec <sqrt@plt+0x672c>
  4081d0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4081d4:	add	x1, x1, #0xfa4
  4081d8:	mov	w3, w24
  4081dc:	bl	401760 <fprintf@plt>
  4081e0:	b	408200 <sqrt@plt+0x6740>
  4081e4:	cbnz	w8, 408200 <sqrt@plt+0x6740>
  4081e8:	b	40820c <sqrt@plt+0x674c>
  4081ec:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4081f0:	add	x1, x1, #0xf98
  4081f4:	mov	x3, x25
  4081f8:	mov	w4, w24
  4081fc:	bl	401760 <fprintf@plt>
  408200:	ldr	x1, [x27, #584]
  408204:	mov	w0, #0x20                  	// #32
  408208:	bl	4018d0 <fputc@plt>
  40820c:	cmp	w19, #0x2
  408210:	b.eq	408224 <sqrt@plt+0x6764>  // b.none
  408214:	cbnz	w19, 408240 <sqrt@plt+0x6780>
  408218:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40821c:	add	x0, x0, #0xfb8
  408220:	b	40822c <sqrt@plt+0x676c>
  408224:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  408228:	add	x0, x0, #0xfab
  40822c:	ldr	x1, [x27, #584]
  408230:	bl	4016f0 <fputs@plt>
  408234:	ldr	x1, [x27, #584]
  408238:	mov	w0, #0x20                  	// #32
  40823c:	bl	4018d0 <fputc@plt>
  408240:	mov	x0, x23
  408244:	mov	x1, x22
  408248:	mov	x2, x21
  40824c:	mov	x3, x20
  408250:	bl	407f44 <sqrt@plt+0x6484>
  408254:	ldr	x1, [x27, #584]
  408258:	mov	w0, #0xa                   	// #10
  40825c:	bl	4018d0 <fputc@plt>
  408260:	ldr	x0, [x27, #584]
  408264:	bl	401910 <fflush@plt>
  408268:	cmp	w19, #0x2
  40826c:	b.ne	40828c <sqrt@plt+0x67cc>  // b.any
  408270:	ldp	x20, x19, [sp, #80]
  408274:	ldp	x22, x21, [sp, #64]
  408278:	ldp	x24, x23, [sp, #48]
  40827c:	ldp	x26, x25, [sp, #32]
  408280:	ldr	x27, [sp, #16]
  408284:	ldp	x29, x30, [sp], #96
  408288:	b	4082e8 <sqrt@plt+0x6828>
  40828c:	ldp	x20, x19, [sp, #80]
  408290:	ldp	x22, x21, [sp, #64]
  408294:	ldp	x24, x23, [sp, #48]
  408298:	ldp	x26, x25, [sp, #32]
  40829c:	ldr	x27, [sp, #16]
  4082a0:	ldp	x29, x30, [sp], #96
  4082a4:	ret
  4082a8:	mov	x7, x5
  4082ac:	mov	x6, x4
  4082b0:	mov	x5, x3
  4082b4:	mov	x4, x2
  4082b8:	mov	w2, w1
  4082bc:	mov	x1, xzr
  4082c0:	mov	w3, wzr
  4082c4:	b	408130 <sqrt@plt+0x6670>
  4082c8:	mov	x7, x5
  4082cc:	mov	x6, x4
  4082d0:	mov	x5, x3
  4082d4:	mov	x4, x2
  4082d8:	mov	w2, w1
  4082dc:	mov	w3, #0x2                   	// #2
  4082e0:	mov	x1, xzr
  4082e4:	b	408130 <sqrt@plt+0x6670>
  4082e8:	stp	x29, x30, [sp, #-16]!
  4082ec:	mov	w0, #0x3                   	// #3
  4082f0:	mov	x29, sp
  4082f4:	bl	401a30 <exit@plt>
  4082f8:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  4082fc:	ldr	d0, [x8, #344]
  408300:	stp	x1, x2, [x0]
  408304:	str	xzr, [x0, #16]
  408308:	str	xzr, [x0, #32]
  40830c:	str	d0, [x0, #24]
  408310:	ret
  408314:	stp	x29, x30, [sp, #-32]!
  408318:	str	x19, [sp, #16]
  40831c:	mov	x29, sp
  408320:	mov	x19, x0
  408324:	ldr	x0, [x0, #32]
  408328:	cbz	x0, 408330 <sqrt@plt+0x6870>
  40832c:	bl	401950 <_ZdaPv@plt>
  408330:	ldr	x0, [x19, #8]
  408334:	bl	4017e0 <free@plt>
  408338:	ldr	x0, [x19]
  40833c:	cbz	x0, 40834c <sqrt@plt+0x688c>
  408340:	ldr	x19, [sp, #16]
  408344:	ldp	x29, x30, [sp], #32
  408348:	b	4017b0 <fclose@plt>
  40834c:	ldr	x19, [sp, #16]
  408350:	ldp	x29, x30, [sp], #32
  408354:	ret
  408358:	sub	sp, sp, #0x70
  40835c:	stp	x29, x30, [sp, #16]
  408360:	stp	x28, x27, [sp, #32]
  408364:	stp	x26, x25, [sp, #48]
  408368:	stp	x24, x23, [sp, #64]
  40836c:	stp	x22, x21, [sp, #80]
  408370:	stp	x20, x19, [sp, #96]
  408374:	add	x29, sp, #0x10
  408378:	ldr	x20, [x0]
  40837c:	cbz	x20, 4084e8 <sqrt@plt+0x6a28>
  408380:	ldr	x8, [x0, #32]
  408384:	mov	x19, x0
  408388:	cbnz	x8, 4083a0 <sqrt@plt+0x68e0>
  40838c:	mov	w0, #0x80                  	// #128
  408390:	mov	w21, #0x80                  	// #128
  408394:	bl	4016e0 <_Znam@plt>
  408398:	str	x0, [x19, #32]
  40839c:	str	w21, [x19, #20]
  4083a0:	mov	x0, x20
  4083a4:	bl	401880 <getc@plt>
  4083a8:	cmn	w0, #0x1
  4083ac:	b.eq	4084e8 <sqrt@plt+0x6a28>  // b.none
  4083b0:	adrp	x26, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083b4:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083b8:	adrp	x27, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083bc:	mov	w22, w0
  4083c0:	mov	w20, wzr
  4083c4:	add	x26, x26, #0x120
  4083c8:	add	x21, x21, #0xf18
  4083cc:	add	x27, x27, #0x910
  4083d0:	tbnz	w22, #31, 408418 <sqrt@plt+0x6958>
  4083d4:	ldrb	w8, [x26, w22, uxtw]
  4083d8:	cbz	w8, 408418 <sqrt@plt+0x6958>
  4083dc:	mov	x0, sp
  4083e0:	mov	w1, w22
  4083e4:	bl	407e4c <sqrt@plt+0x638c>
  4083e8:	ldr	w8, [x19, #28]
  4083ec:	cbnz	w8, 408410 <sqrt@plt+0x6950>
  4083f0:	ldr	x0, [x19, #8]
  4083f4:	ldr	w1, [x19, #16]
  4083f8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0xdf8>
  4083fc:	mov	x3, sp
  408400:	add	x2, x2, #0xff8
  408404:	mov	x4, x21
  408408:	mov	x5, x21
  40840c:	bl	408110 <sqrt@plt+0x6650>
  408410:	mov	w28, w20
  408414:	b	408474 <sqrt@plt+0x69b4>
  408418:	ldrsw	x24, [x19, #20]
  40841c:	add	w28, w20, #0x1
  408420:	cmp	w28, w24
  408424:	b.lt	408460 <sqrt@plt+0x69a0>  // b.tstop
  408428:	ldr	x25, [x19, #32]
  40842c:	lsl	x23, x24, #1
  408430:	mov	x0, x23
  408434:	bl	4016e0 <_Znam@plt>
  408438:	mov	x1, x25
  40843c:	mov	x2, x24
  408440:	str	x0, [x19, #32]
  408444:	bl	401700 <memcpy@plt>
  408448:	cbz	x25, 40845c <sqrt@plt+0x699c>
  40844c:	mov	x0, x25
  408450:	bl	401950 <_ZdaPv@plt>
  408454:	ldr	w8, [x19, #20]
  408458:	lsl	w23, w8, #1
  40845c:	str	w23, [x19, #20]
  408460:	ldr	x8, [x19, #32]
  408464:	cmp	w22, #0xa
  408468:	strb	w22, [x8, w20, sxtw]
  40846c:	mov	w20, w28
  408470:	b.eq	408488 <sqrt@plt+0x69c8>  // b.none
  408474:	ldr	x0, [x19]
  408478:	bl	401880 <getc@plt>
  40847c:	mov	w22, w0
  408480:	cmn	w0, #0x1
  408484:	b.ne	4083d0 <sqrt@plt+0x6910>  // b.any
  408488:	cbz	w28, 4084e8 <sqrt@plt+0x6a28>
  40848c:	ldr	x8, [x19, #32]
  408490:	strb	wzr, [x8, w28, sxtw]
  408494:	ldr	w8, [x19, #16]
  408498:	ldr	x9, [x19, #32]
  40849c:	add	w8, w8, #0x1
  4084a0:	str	w8, [x19, #16]
  4084a4:	ldrb	w8, [x9], #1
  4084a8:	ldrb	w10, [x27, x8]
  4084ac:	cbnz	w10, 4084a4 <sqrt@plt+0x69e4>
  4084b0:	cbz	w8, 4084c8 <sqrt@plt+0x6a08>
  4084b4:	cmp	w8, #0x23
  4084b8:	mov	w0, #0x1                   	// #1
  4084bc:	b.ne	4084ec <sqrt@plt+0x6a2c>  // b.any
  4084c0:	ldr	w8, [x19, #24]
  4084c4:	cbz	w8, 4084ec <sqrt@plt+0x6a2c>
  4084c8:	ldr	x0, [x19]
  4084cc:	bl	401880 <getc@plt>
  4084d0:	mov	w22, w0
  4084d4:	mov	w20, wzr
  4084d8:	cmn	w0, #0x1
  4084dc:	mov	w0, wzr
  4084e0:	b.ne	4083d0 <sqrt@plt+0x6910>  // b.any
  4084e4:	b	4084ec <sqrt@plt+0x6a2c>
  4084e8:	mov	w0, wzr
  4084ec:	ldp	x20, x19, [sp, #96]
  4084f0:	ldp	x22, x21, [sp, #80]
  4084f4:	ldp	x24, x23, [sp, #64]
  4084f8:	ldp	x26, x25, [sp, #48]
  4084fc:	ldp	x28, x27, [sp, #32]
  408500:	ldp	x29, x30, [sp, #16]
  408504:	add	sp, sp, #0x70
  408508:	ret
  40850c:	ldr	w8, [x0, #28]
  408510:	cbz	w8, 408518 <sqrt@plt+0x6a58>
  408514:	ret
  408518:	ldr	x8, [x0, #8]
  40851c:	mov	x5, x4
  408520:	mov	x4, x3
  408524:	mov	x3, x2
  408528:	mov	x2, x1
  40852c:	ldr	w1, [x0, #16]
  408530:	mov	x0, x8
  408534:	b	408110 <sqrt@plt+0x6650>
  408538:	sub	sp, sp, #0x30
  40853c:	stp	x29, x30, [sp, #16]
  408540:	str	x19, [sp, #32]
  408544:	add	x29, sp, #0x10
  408548:	bl	40d054 <sqrt@plt+0xb594>
  40854c:	cbz	x0, 40864c <sqrt@plt+0x6b8c>
  408550:	ldrb	w8, [x0]
  408554:	mov	x19, x0
  408558:	cmp	w8, #0x63
  40855c:	b.ne	4085f0 <sqrt@plt+0x6b30>  // b.any
  408560:	ldrb	w8, [x19, #1]
  408564:	cmp	w8, #0x68
  408568:	b.ne	4085f0 <sqrt@plt+0x6b30>  // b.any
  40856c:	ldrb	w8, [x19, #2]
  408570:	cmp	w8, #0x61
  408574:	b.ne	4085f0 <sqrt@plt+0x6b30>  // b.any
  408578:	ldrb	w8, [x19, #3]
  40857c:	cmp	w8, #0x72
  408580:	b.ne	4085f0 <sqrt@plt+0x6b30>  // b.any
  408584:	ldrb	w9, [x19, #4]
  408588:	sub	w0, w9, #0x30
  40858c:	cmp	w0, #0x9
  408590:	b.hi	4085f0 <sqrt@plt+0x6b30>  // b.pmore
  408594:	ldrb	w8, [x19, #5]
  408598:	cbz	w8, 408650 <sqrt@plt+0x6b90>
  40859c:	cmp	w9, #0x31
  4085a0:	b.cc	4085f0 <sqrt@plt+0x6b30>  // b.lo, b.ul, b.last
  4085a4:	sub	w9, w8, #0x30
  4085a8:	and	w9, w9, #0xff
  4085ac:	cmp	w9, #0x9
  4085b0:	b.hi	4085f0 <sqrt@plt+0x6b30>  // b.pmore
  4085b4:	ldrb	w9, [x19, #6]
  4085b8:	mov	w10, #0xa                   	// #10
  4085bc:	madd	w8, w0, w10, w8
  4085c0:	sub	w0, w8, #0x30
  4085c4:	cbz	w9, 408650 <sqrt@plt+0x6b90>
  4085c8:	sub	w8, w9, #0x30
  4085cc:	cmp	w8, #0x9
  4085d0:	b.hi	4085f0 <sqrt@plt+0x6b30>  // b.pmore
  4085d4:	mov	w8, #0xa                   	// #10
  4085d8:	madd	w8, w0, w8, w9
  4085dc:	sub	w0, w8, #0x30
  4085e0:	cmp	w0, #0x7f
  4085e4:	b.gt	4085f0 <sqrt@plt+0x6b30>
  4085e8:	ldrb	w8, [x19, #7]
  4085ec:	cbz	w8, 408650 <sqrt@plt+0x6b90>
  4085f0:	mov	x0, x19
  4085f4:	bl	40dfdc <_ZdlPvm@@Base+0xdd4>
  4085f8:	cbz	x0, 408610 <sqrt@plt+0x6b50>
  4085fc:	add	x0, x19, #0x1
  408600:	add	x1, x29, #0x18
  408604:	mov	w2, #0x10                  	// #16
  408608:	bl	4017d0 <strtol@plt>
  40860c:	b	408650 <sqrt@plt+0x6b90>
  408610:	mov	w8, #0x5c                  	// #92
  408614:	sturb	wzr, [x29, #-2]
  408618:	sturh	w8, [x29, #-4]
  40861c:	ldrb	w8, [x19, #1]
  408620:	cbnz	w8, 408630 <sqrt@plt+0x6b70>
  408624:	ldrb	w8, [x19]
  408628:	sub	x19, x29, #0x4
  40862c:	sturb	w8, [x29, #-3]
  408630:	mov	x0, x19
  408634:	bl	40c478 <sqrt@plt+0xa9b8>
  408638:	cbz	x0, 40864c <sqrt@plt+0x6b8c>
  40863c:	mov	w1, #0x5f                  	// #95
  408640:	mov	x19, x0
  408644:	bl	401800 <strchr@plt>
  408648:	cbz	x0, 408660 <sqrt@plt+0x6ba0>
  40864c:	mov	w0, #0xffffffff            	// #-1
  408650:	ldr	x19, [sp, #32]
  408654:	ldp	x29, x30, [sp, #16]
  408658:	add	sp, sp, #0x30
  40865c:	ret
  408660:	add	x1, x29, #0x18
  408664:	mov	w2, #0x10                  	// #16
  408668:	mov	x0, x19
  40866c:	b	408608 <sqrt@plt+0x6b48>
  408670:	stp	x29, x30, [sp, #-32]!
  408674:	stp	x20, x19, [sp, #16]
  408678:	mov	x29, sp
  40867c:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x1df8>
  408680:	add	x8, x8, #0x630
  408684:	mov	x20, x0
  408688:	str	wzr, [x0, #8]
  40868c:	str	xzr, [x0, #64]
  408690:	str	wzr, [x0, #72]
  408694:	stp	xzr, xzr, [x0, #16]
  408698:	stp	xzr, xzr, [x0, #88]
  40869c:	str	x8, [x0]
  4086a0:	str	xzr, [x0, #80]
  4086a4:	mov	x0, x1
  4086a8:	mov	x19, x1
  4086ac:	bl	401750 <strlen@plt>
  4086b0:	add	x0, x0, #0x1
  4086b4:	bl	4016e0 <_Znam@plt>
  4086b8:	mov	x1, x19
  4086bc:	str	x0, [x20, #32]
  4086c0:	bl	401820 <strcpy@plt>
  4086c4:	stp	xzr, xzr, [x20, #40]
  4086c8:	str	wzr, [x20, #56]
  4086cc:	ldp	x20, x19, [sp, #16]
  4086d0:	ldp	x29, x30, [sp], #32
  4086d4:	ret
  4086d8:	stp	x29, x30, [sp, #-48]!
  4086dc:	stp	x20, x19, [sp, #32]
  4086e0:	ldr	w9, [x0, #88]
  4086e4:	mov	x19, x0
  4086e8:	ldr	x0, [x0, #80]
  4086ec:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x1df8>
  4086f0:	add	x8, x8, #0x630
  4086f4:	cmp	w9, #0x1
  4086f8:	str	x21, [sp, #16]
  4086fc:	mov	x29, sp
  408700:	str	x8, [x19]
  408704:	b.lt	408738 <sqrt@plt+0x6c78>  // b.tstop
  408708:	mov	x20, xzr
  40870c:	mov	w21, #0x20                  	// #32
  408710:	ldr	x8, [x0, x21]
  408714:	cbz	x8, 408728 <sqrt@plt+0x6c68>
  408718:	mov	x0, x8
  40871c:	bl	401950 <_ZdaPv@plt>
  408720:	ldr	w9, [x19, #88]
  408724:	ldr	x0, [x19, #80]
  408728:	add	x20, x20, #0x1
  40872c:	cmp	x20, w9, sxtw
  408730:	add	x21, x21, #0x28
  408734:	b.lt	408710 <sqrt@plt+0x6c50>  // b.tstop
  408738:	cbz	x0, 408740 <sqrt@plt+0x6c80>
  40873c:	bl	401950 <_ZdaPv@plt>
  408740:	ldr	x0, [x19, #64]
  408744:	cbz	x0, 40874c <sqrt@plt+0x6c8c>
  408748:	bl	401950 <_ZdaPv@plt>
  40874c:	ldr	x0, [x19, #16]
  408750:	cbz	x0, 40878c <sqrt@plt+0x6ccc>
  408754:	mov	x20, xzr
  408758:	ldr	x8, [x0, x20, lsl #3]
  40875c:	cbz	x8, 408778 <sqrt@plt+0x6cb8>
  408760:	ldr	x21, [x8, #24]
  408764:	mov	x0, x8
  408768:	bl	40d1fc <_ZdlPv@@Base>
  40876c:	mov	x8, x21
  408770:	cbnz	x21, 408760 <sqrt@plt+0x6ca0>
  408774:	ldr	x0, [x19, #16]
  408778:	add	x20, x20, #0x1
  40877c:	cmp	x20, #0x1f7
  408780:	b.ne	408758 <sqrt@plt+0x6c98>  // b.any
  408784:	cbz	x0, 40878c <sqrt@plt+0x6ccc>
  408788:	bl	401950 <_ZdaPv@plt>
  40878c:	ldr	x0, [x19, #32]
  408790:	cbz	x0, 408798 <sqrt@plt+0x6cd8>
  408794:	bl	401950 <_ZdaPv@plt>
  408798:	ldr	x0, [x19, #40]
  40879c:	cbz	x0, 4087c4 <sqrt@plt+0x6d04>
  4087a0:	bl	401950 <_ZdaPv@plt>
  4087a4:	b	4087c4 <sqrt@plt+0x6d04>
  4087a8:	ldr	x8, [x20]
  4087ac:	str	x8, [x19, #96]
  4087b0:	ldr	x0, [x20, #16]
  4087b4:	cbz	x0, 4087bc <sqrt@plt+0x6cfc>
  4087b8:	bl	401950 <_ZdaPv@plt>
  4087bc:	mov	x0, x20
  4087c0:	bl	40d1fc <_ZdlPv@@Base>
  4087c4:	ldr	x20, [x19, #96]
  4087c8:	cbnz	x20, 4087a8 <sqrt@plt+0x6ce8>
  4087cc:	ldp	x20, x19, [sp, #32]
  4087d0:	ldr	x21, [sp, #16]
  4087d4:	ldp	x29, x30, [sp], #48
  4087d8:	ret
  4087dc:	stp	x29, x30, [sp, #-32]!
  4087e0:	str	x19, [sp, #16]
  4087e4:	mov	x29, sp
  4087e8:	mov	x19, x0
  4087ec:	bl	4086d8 <sqrt@plt+0x6c18>
  4087f0:	mov	x0, x19
  4087f4:	ldr	x19, [sp, #16]
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	b	40d1fc <_ZdlPv@@Base>
  408800:	stp	x29, x30, [sp, #-16]!
  408804:	mov	x29, sp
  408808:	and	w8, w1, #0xff
  40880c:	cmp	w8, #0x68
  408810:	b.gt	408830 <sqrt@plt+0x6d70>
  408814:	cmp	w8, #0x50
  408818:	b.eq	408864 <sqrt@plt+0x6da4>  // b.none
  40881c:	cmp	w8, #0x63
  408820:	b.ne	40884c <sqrt@plt+0x6d8c>  // b.any
  408824:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  408828:	ldr	d0, [x8, #4040]
  40882c:	b	408870 <sqrt@plt+0x6db0>
  408830:	cmp	w8, #0x69
  408834:	b.eq	40886c <sqrt@plt+0x6dac>  // b.none
  408838:	cmp	w8, #0x70
  40883c:	b.ne	40884c <sqrt@plt+0x6d8c>  // b.any
  408840:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  408844:	fmov	d0, x8
  408848:	b	408870 <sqrt@plt+0x6db0>
  40884c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408850:	add	x1, x1, #0x1a
  408854:	mov	w0, #0x11f                 	// #287
  408858:	bl	40720c <sqrt@plt+0x574c>
  40885c:	mov	w0, wzr
  408860:	b	408880 <sqrt@plt+0x6dc0>
  408864:	fmov	d0, #6.000000000000000000e+00
  408868:	b	408870 <sqrt@plt+0x6db0>
  40886c:	fmov	d0, #1.000000000000000000e+00
  408870:	ldr	d1, [x0]
  408874:	fdiv	d0, d1, d0
  408878:	str	d0, [x0]
  40887c:	mov	w0, #0x1                   	// #1
  408880:	ldp	x29, x30, [sp], #16
  408884:	ret
  408888:	str	d8, [sp, #-48]!
  40888c:	stp	x29, x30, [sp, #16]
  408890:	stp	x20, x19, [sp, #32]
  408894:	mov	x29, sp
  408898:	mov	w19, w3
  40889c:	mov	x20, x0
  4088a0:	bl	4088f0 <sqrt@plt+0x6e30>
  4088a4:	ldr	d0, [x20, #48]
  4088a8:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  4088ac:	ldr	d1, [x8, #4048]
  4088b0:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  4088b4:	ldr	d2, [x8, #4056]
  4088b8:	scvtf	d3, w19
  4088bc:	fadd	d0, d0, d3
  4088c0:	fmul	d0, d0, d1
  4088c4:	fdiv	d0, d0, d2
  4088c8:	scvtf	d8, w0
  4088cc:	bl	401a20 <tan@plt>
  4088d0:	ldp	x20, x19, [sp, #32]
  4088d4:	ldp	x29, x30, [sp, #16]
  4088d8:	fmul	d0, d0, d8
  4088dc:	fmov	d1, #5.000000000000000000e-01
  4088e0:	fadd	d0, d0, d1
  4088e4:	fcvtzs	w0, d0
  4088e8:	ldr	d8, [sp], #48
  4088ec:	ret
  4088f0:	stp	x29, x30, [sp, #-48]!
  4088f4:	str	x21, [sp, #16]
  4088f8:	stp	x20, x19, [sp, #32]
  4088fc:	mov	x29, sp
  408900:	ldrsw	x21, [x1]
  408904:	mov	w19, w2
  408908:	mov	x20, x0
  40890c:	tbz	w21, #31, 408920 <sqrt@plt+0x6e60>
  408910:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408914:	add	x1, x1, #0x1a
  408918:	mov	w0, #0x190                 	// #400
  40891c:	bl	40720c <sqrt@plt+0x574c>
  408920:	ldr	w8, [x20, #72]
  408924:	cmp	w21, w8
  408928:	b.ge	40896c <sqrt@plt+0x6eac>  // b.tcont
  40892c:	ldr	x8, [x20, #64]
  408930:	ldr	w8, [x8, x21, lsl #2]
  408934:	tbnz	w8, #31, 40896c <sqrt@plt+0x6eac>
  408938:	ldr	x9, [x20, #80]
  40893c:	mov	w10, #0x28                  	// #40
  408940:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408944:	ldr	w3, [x20, #56]
  408948:	madd	x8, x8, x10, x9
  40894c:	ldr	w0, [x8, #12]
  408950:	ldr	w2, [x11, #3908]
  408954:	cbz	w3, 40898c <sqrt@plt+0x6ecc>
  408958:	mov	w1, w19
  40895c:	ldp	x20, x19, [sp, #32]
  408960:	ldr	x21, [sp, #16]
  408964:	ldp	x29, x30, [sp], #48
  408968:	b	40a634 <sqrt@plt+0x8b74>
  40896c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408970:	ldr	w8, [x8, #3952]
  408974:	cbz	w8, 4089a8 <sqrt@plt+0x6ee8>
  408978:	mov	w0, wzr
  40897c:	ldp	x20, x19, [sp, #32]
  408980:	ldr	x21, [sp, #16]
  408984:	ldp	x29, x30, [sp], #48
  408988:	ret
  40898c:	cmp	w2, w19
  408990:	b.eq	40897c <sqrt@plt+0x6ebc>  // b.none
  408994:	mov	w1, w19
  408998:	ldp	x20, x19, [sp, #32]
  40899c:	ldr	x21, [sp, #16]
  4089a0:	ldp	x29, x30, [sp], #48
  4089a4:	b	40a6d8 <sqrt@plt+0x8c18>
  4089a8:	bl	4019e0 <abort@plt>
  4089ac:	stp	x29, x30, [sp, #-48]!
  4089b0:	str	x21, [sp, #16]
  4089b4:	stp	x20, x19, [sp, #32]
  4089b8:	mov	x29, sp
  4089bc:	ldrsw	x21, [x1]
  4089c0:	mov	x19, x1
  4089c4:	mov	x20, x0
  4089c8:	tbz	w21, #31, 4089dc <sqrt@plt+0x6f1c>
  4089cc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4089d0:	add	x1, x1, #0x1a
  4089d4:	mov	w0, #0x132                 	// #306
  4089d8:	bl	40720c <sqrt@plt+0x574c>
  4089dc:	ldr	w8, [x20, #72]
  4089e0:	cmp	w21, w8
  4089e4:	b.ge	4089f4 <sqrt@plt+0x6f34>  // b.tcont
  4089e8:	ldr	x8, [x20, #64]
  4089ec:	ldr	w8, [x8, x21, lsl #2]
  4089f0:	tbz	w8, #31, 408a14 <sqrt@plt+0x6f54>
  4089f4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4089f8:	ldr	w8, [x8, #3952]
  4089fc:	cbz	w8, 408a1c <sqrt@plt+0x6f5c>
  408a00:	mov	x0, x19
  408a04:	bl	408538 <sqrt@plt+0x6a78>
  408a08:	tbz	w0, #31, 408a14 <sqrt@plt+0x6f54>
  408a0c:	ldr	w8, [x19, #4]
  408a10:	tbnz	w8, #31, 408a1c <sqrt@plt+0x6f5c>
  408a14:	mov	w0, #0x1                   	// #1
  408a18:	b	408a20 <sqrt@plt+0x6f60>
  408a1c:	mov	w0, wzr
  408a20:	ldp	x20, x19, [sp, #32]
  408a24:	ldr	x21, [sp, #16]
  408a28:	ldp	x29, x30, [sp], #48
  408a2c:	ret
  408a30:	ldr	w0, [x0, #28]
  408a34:	ret
  408a38:	stp	x29, x30, [sp, #-32]!
  408a3c:	stp	x20, x19, [sp, #16]
  408a40:	mov	x29, sp
  408a44:	mov	w19, w2
  408a48:	sxtw	x8, w19
  408a4c:	sbfiz	x9, x19, #2, #32
  408a50:	cmp	xzr, x8, lsr #62
  408a54:	mov	x20, x0
  408a58:	str	x3, [x0]
  408a5c:	str	w1, [x0, #8]
  408a60:	csinv	x0, x9, xzr, eq  // eq = none
  408a64:	bl	4016e0 <_Znam@plt>
  408a68:	cmp	w19, #0x1
  408a6c:	str	x0, [x20, #16]
  408a70:	b.lt	408a84 <sqrt@plt+0x6fc4>  // b.tstop
  408a74:	mov	w8, w19
  408a78:	lsl	x2, x8, #2
  408a7c:	mov	w1, #0xff                  	// #255
  408a80:	bl	4017f0 <memset@plt>
  408a84:	ldp	x20, x19, [sp, #16]
  408a88:	ldp	x29, x30, [sp], #32
  408a8c:	ret
  408a90:	ldr	x0, [x0, #16]
  408a94:	cbz	x0, 408a9c <sqrt@plt+0x6fdc>
  408a98:	b	401950 <_ZdaPv@plt>
  408a9c:	ret
  408aa0:	stp	x29, x30, [sp, #-96]!
  408aa4:	str	x27, [sp, #16]
  408aa8:	stp	x26, x25, [sp, #32]
  408aac:	stp	x24, x23, [sp, #48]
  408ab0:	stp	x22, x21, [sp, #64]
  408ab4:	stp	x20, x19, [sp, #80]
  408ab8:	mov	x29, sp
  408abc:	ldrsw	x23, [x1]
  408ac0:	mov	w19, w2
  408ac4:	mov	x22, x1
  408ac8:	mov	x20, x0
  408acc:	tbz	w23, #31, 408ae0 <sqrt@plt+0x7020>
  408ad0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408ad4:	add	x1, x1, #0x1a
  408ad8:	mov	w0, #0x158                 	// #344
  408adc:	bl	40720c <sqrt@plt+0x574c>
  408ae0:	ldr	w21, [x20, #56]
  408ae4:	mov	w25, w19
  408ae8:	cbz	w21, 408b48 <sqrt@plt+0x7088>
  408aec:	mov	w8, #0xfe0b                	// #65035
  408af0:	movk	w8, #0x7fff, lsl #16
  408af4:	sdiv	w8, w8, w21
  408af8:	cmp	w8, w19
  408afc:	b.ge	408b28 <sqrt@plt+0x7068>  // b.tcont
  408b00:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  408b04:	ldr	d0, [x8, #4064]
  408b08:	scvtf	d1, w19
  408b0c:	scvtf	d2, w21
  408b10:	fmul	d1, d1, d2
  408b14:	fdiv	d0, d1, d0
  408b18:	fmov	d1, #5.000000000000000000e-01
  408b1c:	fadd	d0, d0, d1
  408b20:	fcvtzs	w25, d0
  408b24:	b	408b48 <sqrt@plt+0x7088>
  408b28:	mul	w8, w21, w19
  408b2c:	mov	w9, #0x4dd3                	// #19923
  408b30:	movk	w9, #0x1062, lsl #16
  408b34:	add	w8, w8, #0x1f4
  408b38:	smull	x8, w8, w9
  408b3c:	lsr	x9, x8, #63
  408b40:	asr	x8, x8, #38
  408b44:	add	w25, w8, w9
  408b48:	ldr	w8, [x20, #72]
  408b4c:	cmp	w23, w8
  408b50:	b.ge	408b98 <sqrt@plt+0x70d8>  // b.tcont
  408b54:	ldr	x8, [x20, #64]
  408b58:	ldr	w24, [x8, x23, lsl #2]
  408b5c:	tbnz	w24, #31, 408b98 <sqrt@plt+0x70d8>
  408b60:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408b64:	ldr	w22, [x8, #3908]
  408b68:	cmp	w25, w22
  408b6c:	b.eq	408c0c <sqrt@plt+0x714c>  // b.none
  408b70:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408b74:	ldr	w8, [x8, #3944]
  408b78:	cbnz	w8, 408c0c <sqrt@plt+0x714c>
  408b7c:	ldr	x26, [x20, #96]
  408b80:	cbz	x26, 408c48 <sqrt@plt+0x7188>
  408b84:	ldr	w8, [x26, #8]
  408b88:	cmp	w8, w25
  408b8c:	b.ne	408c78 <sqrt@plt+0x71b8>  // b.any
  408b90:	mov	x23, x26
  408b94:	b	408cf0 <sqrt@plt+0x7230>
  408b98:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408b9c:	ldr	w8, [x8, #3952]
  408ba0:	cbz	w8, 408d5c <sqrt@plt+0x729c>
  408ba4:	mov	x0, x20
  408ba8:	mov	x1, x22
  408bac:	bl	408d78 <sqrt@plt+0x72b8>
  408bb0:	bl	401970 <wcwidth@plt>
  408bb4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408bb8:	ldr	w2, [x9, #3908]
  408bbc:	add	w8, w0, w0, lsl #1
  408bc0:	lsl	w8, w8, #3
  408bc4:	cmp	w0, #0x1
  408bc8:	mov	w9, #0x18                  	// #24
  408bcc:	csel	w0, w8, w9, gt
  408bd0:	cmp	w25, w2
  408bd4:	b.eq	408d40 <sqrt@plt+0x7280>  // b.none
  408bd8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408bdc:	ldr	w8, [x8, #3944]
  408be0:	cbnz	w8, 408d40 <sqrt@plt+0x7280>
  408be4:	ldr	w3, [x20, #56]
  408be8:	cbz	w3, 408c20 <sqrt@plt+0x7160>
  408bec:	mov	w1, w19
  408bf0:	ldp	x20, x19, [sp, #80]
  408bf4:	ldp	x22, x21, [sp, #64]
  408bf8:	ldp	x24, x23, [sp, #48]
  408bfc:	ldp	x26, x25, [sp, #32]
  408c00:	ldr	x27, [sp, #16]
  408c04:	ldp	x29, x30, [sp], #96
  408c08:	b	40a634 <sqrt@plt+0x8b74>
  408c0c:	ldr	x8, [x20, #80]
  408c10:	mov	w9, #0x28                  	// #40
  408c14:	madd	x8, x24, x9, x8
  408c18:	ldr	w0, [x8, #8]
  408c1c:	b	408d40 <sqrt@plt+0x7280>
  408c20:	cmp	w2, w19
  408c24:	b.eq	408d40 <sqrt@plt+0x7280>  // b.none
  408c28:	mov	w1, w19
  408c2c:	ldp	x20, x19, [sp, #80]
  408c30:	ldp	x22, x21, [sp, #64]
  408c34:	ldp	x24, x23, [sp, #48]
  408c38:	ldp	x26, x25, [sp, #32]
  408c3c:	ldr	x27, [sp, #16]
  408c40:	ldp	x29, x30, [sp], #96
  408c44:	b	40a6d8 <sqrt@plt+0x8c18>
  408c48:	mov	w0, #0x18                  	// #24
  408c4c:	bl	40d158 <_Znwm@@Base>
  408c50:	ldrsw	x26, [x20, #92]
  408c54:	mov	x23, x0
  408c58:	str	xzr, [x0]
  408c5c:	str	w25, [x0, #8]
  408c60:	lsl	x8, x26, #2
  408c64:	cmp	xzr, x26, lsr #62
  408c68:	csinv	x0, x8, xzr, eq  // eq = none
  408c6c:	bl	4016e0 <_Znam@plt>
  408c70:	and	x8, x26, #0xffffffff
  408c74:	b	408cd4 <sqrt@plt+0x7214>
  408c78:	mov	x23, x26
  408c7c:	mov	x8, x23
  408c80:	ldr	x23, [x23]
  408c84:	cbz	x23, 408ca8 <sqrt@plt+0x71e8>
  408c88:	ldr	w9, [x23, #8]
  408c8c:	cmp	w9, w25
  408c90:	b.ne	408c7c <sqrt@plt+0x71bc>  // b.any
  408c94:	ldr	x9, [x23]
  408c98:	str	x9, [x8]
  408c9c:	ldr	x8, [x20, #96]
  408ca0:	str	x8, [x23]
  408ca4:	b	408cec <sqrt@plt+0x722c>
  408ca8:	mov	w0, #0x18                  	// #24
  408cac:	bl	40d158 <_Znwm@@Base>
  408cb0:	ldrsw	x27, [x20, #92]
  408cb4:	mov	x23, x0
  408cb8:	str	x26, [x0]
  408cbc:	str	w25, [x0, #8]
  408cc0:	lsl	x8, x27, #2
  408cc4:	cmp	xzr, x27, lsr #62
  408cc8:	csinv	x0, x8, xzr, eq  // eq = none
  408ccc:	bl	4016e0 <_Znam@plt>
  408cd0:	and	x8, x27, #0xffffffff
  408cd4:	cmp	w8, #0x1
  408cd8:	str	x0, [x23, #16]
  408cdc:	b.lt	408cec <sqrt@plt+0x722c>  // b.tstop
  408ce0:	lsl	x2, x8, #2
  408ce4:	mov	w1, #0xff                  	// #255
  408ce8:	bl	4017f0 <memset@plt>
  408cec:	str	x23, [x20, #96]
  408cf0:	ldr	x23, [x23, #16]
  408cf4:	ldr	w0, [x23, w24, sxtw #2]
  408cf8:	tbz	w0, #31, 408d40 <sqrt@plt+0x7280>
  408cfc:	ldr	x8, [x20, #80]
  408d00:	sxtw	x20, w24
  408d04:	mov	w9, #0x28                  	// #40
  408d08:	madd	x8, x20, x9, x8
  408d0c:	ldr	w0, [x8, #8]
  408d10:	cbz	w21, 408d28 <sqrt@plt+0x7268>
  408d14:	mov	w1, w19
  408d18:	mov	w2, w22
  408d1c:	mov	w3, w21
  408d20:	bl	40a634 <sqrt@plt+0x8b74>
  408d24:	b	408d3c <sqrt@plt+0x727c>
  408d28:	cmp	w22, w19
  408d2c:	b.eq	408d3c <sqrt@plt+0x727c>  // b.none
  408d30:	mov	w1, w19
  408d34:	mov	w2, w22
  408d38:	bl	40a6d8 <sqrt@plt+0x8c18>
  408d3c:	str	w0, [x23, x20, lsl #2]
  408d40:	ldp	x20, x19, [sp, #80]
  408d44:	ldp	x22, x21, [sp, #64]
  408d48:	ldp	x24, x23, [sp, #48]
  408d4c:	ldp	x26, x25, [sp, #32]
  408d50:	ldr	x27, [sp, #16]
  408d54:	ldp	x29, x30, [sp], #96
  408d58:	ret
  408d5c:	bl	4019e0 <abort@plt>
  408d60:	b	408d64 <sqrt@plt+0x72a4>
  408d64:	mov	x19, x0
  408d68:	mov	x0, x23
  408d6c:	bl	40d1fc <_ZdlPv@@Base>
  408d70:	mov	x0, x19
  408d74:	bl	401a50 <_Unwind_Resume@plt>
  408d78:	stp	x29, x30, [sp, #-48]!
  408d7c:	str	x21, [sp, #16]
  408d80:	stp	x20, x19, [sp, #32]
  408d84:	mov	x29, sp
  408d88:	ldrsw	x21, [x1]
  408d8c:	mov	x19, x1
  408d90:	mov	x20, x0
  408d94:	tbz	w21, #31, 408da8 <sqrt@plt+0x72e8>
  408d98:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408d9c:	add	x1, x1, #0x1a
  408da0:	mov	w0, #0x224                 	// #548
  408da4:	bl	40720c <sqrt@plt+0x574c>
  408da8:	ldr	w8, [x20, #72]
  408dac:	cmp	w21, w8
  408db0:	b.ge	408dd4 <sqrt@plt+0x7314>  // b.tcont
  408db4:	ldr	x8, [x20, #64]
  408db8:	ldr	w8, [x8, x21, lsl #2]
  408dbc:	tbnz	w8, #31, 408dd4 <sqrt@plt+0x7314>
  408dc0:	ldr	x9, [x20, #80]
  408dc4:	mov	w10, #0x28                  	// #40
  408dc8:	madd	x8, x8, x10, x9
  408dcc:	ldr	w0, [x8, #4]
  408dd0:	b	408df4 <sqrt@plt+0x7334>
  408dd4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408dd8:	ldr	w8, [x8, #3952]
  408ddc:	cbz	w8, 408e04 <sqrt@plt+0x7344>
  408de0:	mov	x0, x19
  408de4:	bl	408538 <sqrt@plt+0x6a78>
  408de8:	tbz	w0, #31, 408df4 <sqrt@plt+0x7334>
  408dec:	ldr	w0, [x19, #4]
  408df0:	tbnz	w0, #31, 408e04 <sqrt@plt+0x7344>
  408df4:	ldp	x20, x19, [sp, #32]
  408df8:	ldr	x21, [sp, #16]
  408dfc:	ldp	x29, x30, [sp], #48
  408e00:	ret
  408e04:	bl	4019e0 <abort@plt>
  408e08:	stp	x29, x30, [sp, #-48]!
  408e0c:	str	x21, [sp, #16]
  408e10:	stp	x20, x19, [sp, #32]
  408e14:	mov	x29, sp
  408e18:	ldrsw	x21, [x1]
  408e1c:	mov	w19, w2
  408e20:	mov	x20, x0
  408e24:	tbz	w21, #31, 408e38 <sqrt@plt+0x7378>
  408e28:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408e2c:	add	x1, x1, #0x1a
  408e30:	mov	w0, #0x19f                 	// #415
  408e34:	bl	40720c <sqrt@plt+0x574c>
  408e38:	ldr	w8, [x20, #72]
  408e3c:	cmp	w21, w8
  408e40:	b.ge	408e84 <sqrt@plt+0x73c4>  // b.tcont
  408e44:	ldr	x8, [x20, #64]
  408e48:	ldr	w8, [x8, x21, lsl #2]
  408e4c:	tbnz	w8, #31, 408e84 <sqrt@plt+0x73c4>
  408e50:	ldr	x9, [x20, #80]
  408e54:	mov	w10, #0x28                  	// #40
  408e58:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e5c:	ldr	w3, [x20, #56]
  408e60:	madd	x8, x8, x10, x9
  408e64:	ldr	w0, [x8, #16]
  408e68:	ldr	w2, [x11, #3908]
  408e6c:	cbz	w3, 408ea4 <sqrt@plt+0x73e4>
  408e70:	mov	w1, w19
  408e74:	ldp	x20, x19, [sp, #32]
  408e78:	ldr	x21, [sp, #16]
  408e7c:	ldp	x29, x30, [sp], #48
  408e80:	b	40a634 <sqrt@plt+0x8b74>
  408e84:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e88:	ldr	w8, [x8, #3952]
  408e8c:	cbz	w8, 408ec0 <sqrt@plt+0x7400>
  408e90:	mov	w0, wzr
  408e94:	ldp	x20, x19, [sp, #32]
  408e98:	ldr	x21, [sp, #16]
  408e9c:	ldp	x29, x30, [sp], #48
  408ea0:	ret
  408ea4:	cmp	w2, w19
  408ea8:	b.eq	408e94 <sqrt@plt+0x73d4>  // b.none
  408eac:	mov	w1, w19
  408eb0:	ldp	x20, x19, [sp, #32]
  408eb4:	ldr	x21, [sp, #16]
  408eb8:	ldp	x29, x30, [sp], #48
  408ebc:	b	40a6d8 <sqrt@plt+0x8c18>
  408ec0:	bl	4019e0 <abort@plt>
  408ec4:	stp	x29, x30, [sp, #-48]!
  408ec8:	str	x21, [sp, #16]
  408ecc:	stp	x20, x19, [sp, #32]
  408ed0:	mov	x29, sp
  408ed4:	ldrsw	x21, [x1]
  408ed8:	mov	w19, w2
  408edc:	mov	x20, x0
  408ee0:	tbz	w21, #31, 408ef4 <sqrt@plt+0x7434>
  408ee4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408ee8:	add	x1, x1, #0x1a
  408eec:	mov	w0, #0x1ae                 	// #430
  408ef0:	bl	40720c <sqrt@plt+0x574c>
  408ef4:	ldr	w8, [x20, #72]
  408ef8:	cmp	w21, w8
  408efc:	b.ge	408f40 <sqrt@plt+0x7480>  // b.tcont
  408f00:	ldr	x8, [x20, #64]
  408f04:	ldr	w8, [x8, x21, lsl #2]
  408f08:	tbnz	w8, #31, 408f40 <sqrt@plt+0x7480>
  408f0c:	ldr	x9, [x20, #80]
  408f10:	mov	w10, #0x28                  	// #40
  408f14:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408f18:	ldr	w3, [x20, #56]
  408f1c:	madd	x8, x8, x10, x9
  408f20:	ldr	w0, [x8, #24]
  408f24:	ldr	w2, [x11, #3908]
  408f28:	cbz	w3, 408f60 <sqrt@plt+0x74a0>
  408f2c:	mov	w1, w19
  408f30:	ldp	x20, x19, [sp, #32]
  408f34:	ldr	x21, [sp, #16]
  408f38:	ldp	x29, x30, [sp], #48
  408f3c:	b	40a634 <sqrt@plt+0x8b74>
  408f40:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408f44:	ldr	w8, [x8, #3952]
  408f48:	cbz	w8, 408f7c <sqrt@plt+0x74bc>
  408f4c:	mov	w0, wzr
  408f50:	ldp	x20, x19, [sp, #32]
  408f54:	ldr	x21, [sp, #16]
  408f58:	ldp	x29, x30, [sp], #48
  408f5c:	ret
  408f60:	cmp	w2, w19
  408f64:	b.eq	408f50 <sqrt@plt+0x7490>  // b.none
  408f68:	mov	w1, w19
  408f6c:	ldp	x20, x19, [sp, #32]
  408f70:	ldr	x21, [sp, #16]
  408f74:	ldp	x29, x30, [sp], #48
  408f78:	b	40a6d8 <sqrt@plt+0x8c18>
  408f7c:	bl	4019e0 <abort@plt>
  408f80:	stp	x29, x30, [sp, #-48]!
  408f84:	str	x21, [sp, #16]
  408f88:	stp	x20, x19, [sp, #32]
  408f8c:	mov	x29, sp
  408f90:	ldrsw	x21, [x1]
  408f94:	mov	w19, w2
  408f98:	mov	x20, x0
  408f9c:	tbz	w21, #31, 408fb0 <sqrt@plt+0x74f0>
  408fa0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  408fa4:	add	x1, x1, #0x1a
  408fa8:	mov	w0, #0x1bd                 	// #445
  408fac:	bl	40720c <sqrt@plt+0x574c>
  408fb0:	ldr	w8, [x20, #72]
  408fb4:	cmp	w21, w8
  408fb8:	b.ge	408ffc <sqrt@plt+0x753c>  // b.tcont
  408fbc:	ldr	x8, [x20, #64]
  408fc0:	ldr	w8, [x8, x21, lsl #2]
  408fc4:	tbnz	w8, #31, 408ffc <sqrt@plt+0x753c>
  408fc8:	ldr	x9, [x20, #80]
  408fcc:	mov	w10, #0x28                  	// #40
  408fd0:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408fd4:	ldr	w3, [x20, #56]
  408fd8:	madd	x8, x8, x10, x9
  408fdc:	ldr	w0, [x8, #20]
  408fe0:	ldr	w2, [x11, #3908]
  408fe4:	cbz	w3, 40901c <sqrt@plt+0x755c>
  408fe8:	mov	w1, w19
  408fec:	ldp	x20, x19, [sp, #32]
  408ff0:	ldr	x21, [sp, #16]
  408ff4:	ldp	x29, x30, [sp], #48
  408ff8:	b	40a634 <sqrt@plt+0x8b74>
  408ffc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409000:	ldr	w8, [x8, #3952]
  409004:	cbz	w8, 409038 <sqrt@plt+0x7578>
  409008:	mov	w0, wzr
  40900c:	ldp	x20, x19, [sp, #32]
  409010:	ldr	x21, [sp, #16]
  409014:	ldp	x29, x30, [sp], #48
  409018:	ret
  40901c:	cmp	w2, w19
  409020:	b.eq	40900c <sqrt@plt+0x754c>  // b.none
  409024:	mov	w1, w19
  409028:	ldp	x20, x19, [sp, #32]
  40902c:	ldr	x21, [sp, #16]
  409030:	ldp	x29, x30, [sp], #48
  409034:	b	40a6d8 <sqrt@plt+0x8c18>
  409038:	bl	4019e0 <abort@plt>
  40903c:	stp	x29, x30, [sp, #-48]!
  409040:	str	x21, [sp, #16]
  409044:	stp	x20, x19, [sp, #32]
  409048:	mov	x29, sp
  40904c:	ldrsw	x21, [x1]
  409050:	mov	w19, w2
  409054:	mov	x20, x0
  409058:	tbz	w21, #31, 40906c <sqrt@plt+0x75ac>
  40905c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409060:	add	x1, x1, #0x1a
  409064:	mov	w0, #0x1cc                 	// #460
  409068:	bl	40720c <sqrt@plt+0x574c>
  40906c:	ldr	w8, [x20, #72]
  409070:	cmp	w21, w8
  409074:	b.ge	4090b8 <sqrt@plt+0x75f8>  // b.tcont
  409078:	ldr	x8, [x20, #64]
  40907c:	ldr	w8, [x8, x21, lsl #2]
  409080:	tbnz	w8, #31, 4090b8 <sqrt@plt+0x75f8>
  409084:	ldr	x9, [x20, #80]
  409088:	mov	w10, #0x28                  	// #40
  40908c:	adrp	x11, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409090:	ldr	w3, [x20, #56]
  409094:	madd	x8, x8, x10, x9
  409098:	ldr	w0, [x8, #28]
  40909c:	ldr	w2, [x11, #3908]
  4090a0:	cbz	w3, 4090d8 <sqrt@plt+0x7618>
  4090a4:	mov	w1, w19
  4090a8:	ldp	x20, x19, [sp, #32]
  4090ac:	ldr	x21, [sp, #16]
  4090b0:	ldp	x29, x30, [sp], #48
  4090b4:	b	40a634 <sqrt@plt+0x8b74>
  4090b8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4090bc:	ldr	w8, [x8, #3952]
  4090c0:	cbz	w8, 4090f4 <sqrt@plt+0x7634>
  4090c4:	mov	w0, wzr
  4090c8:	ldp	x20, x19, [sp, #32]
  4090cc:	ldr	x21, [sp, #16]
  4090d0:	ldp	x29, x30, [sp], #48
  4090d4:	ret
  4090d8:	cmp	w2, w19
  4090dc:	b.eq	4090c8 <sqrt@plt+0x7608>  // b.none
  4090e0:	mov	w1, w19
  4090e4:	ldp	x20, x19, [sp, #32]
  4090e8:	ldr	x21, [sp, #16]
  4090ec:	ldp	x29, x30, [sp], #48
  4090f0:	b	40a6d8 <sqrt@plt+0x8c18>
  4090f4:	bl	4019e0 <abort@plt>
  4090f8:	stp	x29, x30, [sp, #-32]!
  4090fc:	stp	x20, x19, [sp, #16]
  409100:	mov	x29, sp
  409104:	mov	w20, w1
  409108:	mov	x19, x0
  40910c:	tbz	w1, #31, 409120 <sqrt@plt+0x7660>
  409110:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409114:	add	x1, x1, #0x1a
  409118:	mov	w0, #0x1da                 	// #474
  40911c:	bl	40720c <sqrt@plt+0x574c>
  409120:	cmp	w20, #0x3e8
  409124:	csel	w8, wzr, w20, eq  // eq = none
  409128:	str	w8, [x19, #56]
  40912c:	ldp	x20, x19, [sp, #16]
  409130:	ldp	x29, x30, [sp], #32
  409134:	ret
  409138:	ldr	w0, [x0, #56]
  40913c:	ret
  409140:	mov	x8, x0
  409144:	ldr	w3, [x8, #56]
  409148:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40914c:	ldr	w0, [x0, #24]
  409150:	ldr	w2, [x8, #3908]
  409154:	cbz	w3, 40915c <sqrt@plt+0x769c>
  409158:	b	40a634 <sqrt@plt+0x8b74>
  40915c:	cmp	w2, w1
  409160:	b.ne	409168 <sqrt@plt+0x76a8>  // b.any
  409164:	ret
  409168:	b	40a6d8 <sqrt@plt+0x8c18>
  40916c:	stp	x1, x2, [x0]
  409170:	str	w3, [x0, #16]
  409174:	str	x4, [x0, #24]
  409178:	ret
  40917c:	stp	x29, x30, [sp, #-64]!
  409180:	str	x23, [sp, #16]
  409184:	stp	x22, x21, [sp, #32]
  409188:	stp	x20, x19, [sp, #48]
  40918c:	mov	x29, sp
  409190:	ldr	x22, [x0, #16]
  409194:	mov	w19, w3
  409198:	mov	x20, x2
  40919c:	mov	x21, x1
  4091a0:	cbnz	x22, 4091d0 <sqrt@plt+0x7710>
  4091a4:	mov	x23, x0
  4091a8:	mov	w0, #0xfb8                 	// #4024
  4091ac:	bl	4016e0 <_Znam@plt>
  4091b0:	mov	x22, x0
  4091b4:	mov	x8, xzr
  4091b8:	str	x0, [x23, #16]
  4091bc:	str	xzr, [x22, x8]
  4091c0:	ldr	x22, [x23, #16]
  4091c4:	add	x8, x8, #0x8
  4091c8:	cmp	x8, #0xfb8
  4091cc:	b.ne	4091bc <sqrt@plt+0x76fc>  // b.any
  4091d0:	ldr	w8, [x21]
  4091d4:	ldr	w9, [x20]
  4091d8:	mov	w10, #0x4e61                	// #20065
  4091dc:	movk	w10, #0x824a, lsl #16
  4091e0:	mov	w0, #0x20                  	// #32
  4091e4:	add	w8, w9, w8, lsl #10
  4091e8:	smull	x9, w8, w10
  4091ec:	lsr	x9, x9, #32
  4091f0:	add	w9, w9, w8
  4091f4:	asr	w10, w9, #8
  4091f8:	add	w9, w10, w9, lsr #31
  4091fc:	mov	w10, #0x1f7                 	// #503
  409200:	msub	w8, w9, w10, w8
  409204:	cmp	w8, #0x0
  409208:	cneg	w23, w8, mi  // mi = first
  40920c:	bl	40d158 <_Znwm@@Base>
  409210:	ldr	x8, [x22, w23, uxtw #3]
  409214:	stp	x21, x20, [x0]
  409218:	str	w19, [x0, #16]
  40921c:	str	x8, [x0, #24]
  409220:	str	x0, [x22, w23, uxtw #3]
  409224:	ldp	x20, x19, [sp, #48]
  409228:	ldp	x22, x21, [sp, #32]
  40922c:	ldr	x23, [sp, #16]
  409230:	ldp	x29, x30, [sp], #64
  409234:	ret
  409238:	ldr	x8, [x0, #16]
  40923c:	cbz	x8, 4092a0 <sqrt@plt+0x77e0>
  409240:	ldr	w9, [x1]
  409244:	ldr	w10, [x2]
  409248:	mov	w11, #0x4e61                	// #20065
  40924c:	movk	w11, #0x824a, lsl #16
  409250:	add	w9, w10, w9, lsl #10
  409254:	smull	x10, w9, w11
  409258:	lsr	x10, x10, #32
  40925c:	add	w10, w10, w9
  409260:	asr	w11, w10, #8
  409264:	add	w10, w11, w10, lsr #31
  409268:	mov	w11, #0x1f7                 	// #503
  40926c:	msub	w9, w10, w11, w9
  409270:	cmp	w9, #0x0
  409274:	cneg	w9, w9, mi  // mi = first
  409278:	ldr	x8, [x8, w9, uxtw #3]
  40927c:	cbz	x8, 4092a0 <sqrt@plt+0x77e0>
  409280:	ldr	x9, [x8]
  409284:	cmp	x9, x1
  409288:	b.ne	409298 <sqrt@plt+0x77d8>  // b.any
  40928c:	ldr	x9, [x8, #8]
  409290:	cmp	x9, x2
  409294:	b.eq	4092a8 <sqrt@plt+0x77e8>  // b.none
  409298:	ldr	x8, [x8, #24]
  40929c:	cbnz	x8, 409280 <sqrt@plt+0x77c0>
  4092a0:	mov	w0, w8
  4092a4:	ret
  4092a8:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4092ac:	ldr	w8, [x8, #16]
  4092b0:	ldr	w9, [x0, #56]
  4092b4:	ldr	w2, [x10, #3908]
  4092b8:	cbz	w9, 4092cc <sqrt@plt+0x780c>
  4092bc:	mov	w0, w8
  4092c0:	mov	w1, w3
  4092c4:	mov	w3, w9
  4092c8:	b	40a634 <sqrt@plt+0x8b74>
  4092cc:	cmp	w2, w3
  4092d0:	b.eq	4092a0 <sqrt@plt+0x77e0>  // b.none
  4092d4:	mov	w0, w8
  4092d8:	mov	w1, w3
  4092dc:	b	40a6d8 <sqrt@plt+0x8c18>
  4092e0:	ldr	w8, [x0, #8]
  4092e4:	and	w0, w8, w1
  4092e8:	ret
  4092ec:	stp	x29, x30, [sp, #-32]!
  4092f0:	stp	x20, x19, [sp, #16]
  4092f4:	mov	x29, sp
  4092f8:	ldrsw	x20, [x1]
  4092fc:	mov	x19, x0
  409300:	tbz	w20, #31, 409314 <sqrt@plt+0x7854>
  409304:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409308:	add	x1, x1, #0x1a
  40930c:	mov	w0, #0x215                 	// #533
  409310:	bl	40720c <sqrt@plt+0x574c>
  409314:	ldr	w8, [x19, #72]
  409318:	cmp	w20, w8
  40931c:	b.ge	409340 <sqrt@plt+0x7880>  // b.tcont
  409320:	ldr	x8, [x19, #64]
  409324:	ldr	w8, [x8, x20, lsl #2]
  409328:	tbnz	w8, #31, 409340 <sqrt@plt+0x7880>
  40932c:	ldr	x9, [x19, #80]
  409330:	mov	w10, #0x28                  	// #40
  409334:	mul	x8, x8, x10
  409338:	ldrb	w0, [x9, x8]
  40933c:	b	409350 <sqrt@plt+0x7890>
  409340:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409344:	ldr	w8, [x8, #3952]
  409348:	cbz	w8, 40935c <sqrt@plt+0x789c>
  40934c:	mov	w0, wzr
  409350:	ldp	x20, x19, [sp, #16]
  409354:	ldp	x29, x30, [sp], #32
  409358:	ret
  40935c:	bl	4019e0 <abort@plt>
  409360:	ldr	x0, [x0, #32]
  409364:	ret
  409368:	ldr	x0, [x0, #40]
  40936c:	ret
  409370:	stp	x29, x30, [sp, #-32]!
  409374:	stp	x20, x19, [sp, #16]
  409378:	mov	x29, sp
  40937c:	ldrsw	x20, [x1]
  409380:	mov	x19, x0
  409384:	tbz	w20, #31, 409398 <sqrt@plt+0x78d8>
  409388:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40938c:	add	x1, x1, #0x1a
  409390:	mov	w0, #0x245                 	// #581
  409394:	bl	40720c <sqrt@plt+0x574c>
  409398:	ldr	w8, [x19, #72]
  40939c:	cmp	w20, w8
  4093a0:	b.ge	4093c4 <sqrt@plt+0x7904>  // b.tcont
  4093a4:	ldr	x8, [x19, #64]
  4093a8:	ldr	w8, [x8, x20, lsl #2]
  4093ac:	tbnz	w8, #31, 4093c4 <sqrt@plt+0x7904>
  4093b0:	ldr	x9, [x19, #80]
  4093b4:	mov	w10, #0x28                  	// #40
  4093b8:	madd	x8, x8, x10, x9
  4093bc:	ldr	x0, [x8, #32]
  4093c0:	b	4093d4 <sqrt@plt+0x7914>
  4093c4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4093c8:	ldr	w8, [x8, #3952]
  4093cc:	cbz	w8, 4093e0 <sqrt@plt+0x7920>
  4093d0:	mov	x0, xzr
  4093d4:	ldp	x20, x19, [sp, #16]
  4093d8:	ldp	x29, x30, [sp], #32
  4093dc:	ret
  4093e0:	bl	4019e0 <abort@plt>
  4093e4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4093e8:	ldr	x0, [x8, #3960]
  4093ec:	ret
  4093f0:	stp	x29, x30, [sp, #-64]!
  4093f4:	stp	x24, x23, [sp, #16]
  4093f8:	stp	x22, x21, [sp, #32]
  4093fc:	stp	x20, x19, [sp, #48]
  409400:	mov	x29, sp
  409404:	ldrsw	x22, [x0, #72]
  409408:	mov	x19, x0
  40940c:	cbz	w22, 409488 <sqrt@plt+0x79c8>
  409410:	lsl	w8, w22, #1
  409414:	add	w9, w1, #0xa
  409418:	cmp	w8, w1
  40941c:	csel	w24, w8, w9, gt
  409420:	ldr	x20, [x19, #64]
  409424:	sxtw	x23, w24
  409428:	sbfiz	x8, x24, #2, #32
  40942c:	cmp	xzr, x23, lsr #62
  409430:	csinv	x0, x8, xzr, eq  // eq = none
  409434:	str	w24, [x19, #72]
  409438:	bl	4016e0 <_Znam@plt>
  40943c:	lsl	x2, x22, #2
  409440:	mov	x1, x20
  409444:	mov	x21, x0
  409448:	str	x0, [x19, #64]
  40944c:	bl	401700 <memcpy@plt>
  409450:	cmp	w22, w24
  409454:	b.ge	40946c <sqrt@plt+0x79ac>  // b.tcont
  409458:	mov	w8, #0xffffffff            	// #-1
  40945c:	str	w8, [x21, x22, lsl #2]
  409460:	add	x22, x22, #0x1
  409464:	cmp	x22, x23
  409468:	b.lt	40945c <sqrt@plt+0x799c>  // b.tstop
  40946c:	cbz	x20, 4094d4 <sqrt@plt+0x7a14>
  409470:	mov	x0, x20
  409474:	ldp	x20, x19, [sp, #48]
  409478:	ldp	x22, x21, [sp, #32]
  40947c:	ldp	x24, x23, [sp, #16]
  409480:	ldp	x29, x30, [sp], #64
  409484:	b	401950 <_ZdaPv@plt>
  409488:	add	w8, w1, #0xa
  40948c:	cmp	w1, #0x80
  409490:	mov	w9, #0x80                  	// #128
  409494:	csel	w21, w9, w8, lt  // lt = tstop
  409498:	sxtw	x20, w21
  40949c:	sbfiz	x8, x21, #2, #32
  4094a0:	cmp	xzr, x20, lsr #62
  4094a4:	csinv	x0, x8, xzr, eq  // eq = none
  4094a8:	str	w21, [x19, #72]
  4094ac:	bl	4016e0 <_Znam@plt>
  4094b0:	cmp	w21, #0x1
  4094b4:	str	x0, [x19, #64]
  4094b8:	b.lt	4094d4 <sqrt@plt+0x7a14>  // b.tstop
  4094bc:	mov	x8, xzr
  4094c0:	mov	w9, #0xffffffff            	// #-1
  4094c4:	str	w9, [x0, x8, lsl #2]
  4094c8:	add	x8, x8, #0x1
  4094cc:	cmp	x8, x20
  4094d0:	b.lt	4094c4 <sqrt@plt+0x7a04>  // b.tstop
  4094d4:	ldp	x20, x19, [sp, #48]
  4094d8:	ldp	x22, x21, [sp, #32]
  4094dc:	ldp	x24, x23, [sp, #16]
  4094e0:	ldp	x29, x30, [sp], #64
  4094e4:	ret
  4094e8:	stp	x29, x30, [sp, #-48]!
  4094ec:	str	x21, [sp, #16]
  4094f0:	stp	x20, x19, [sp, #32]
  4094f4:	mov	x29, sp
  4094f8:	ldr	x20, [x0, #80]
  4094fc:	mov	x19, x0
  409500:	cbz	x20, 409550 <sqrt@plt+0x7a90>
  409504:	ldrsw	x8, [x19, #92]
  409508:	mov	w9, #0x28                  	// #40
  40950c:	lsl	x10, x8, #1
  409510:	add	x21, x8, x8, lsl #2
  409514:	umulh	x8, x10, x9
  409518:	lsl	x9, x21, #4
  40951c:	cmp	xzr, x8
  409520:	csinv	x0, x9, xzr, eq  // eq = none
  409524:	str	w10, [x19, #92]
  409528:	bl	4016e0 <_Znam@plt>
  40952c:	lsl	x2, x21, #3
  409530:	mov	x1, x20
  409534:	str	x0, [x19, #80]
  409538:	bl	401700 <memcpy@plt>
  40953c:	mov	x0, x20
  409540:	ldp	x20, x19, [sp, #32]
  409544:	ldr	x21, [sp, #16]
  409548:	ldp	x29, x30, [sp], #48
  40954c:	b	401950 <_ZdaPv@plt>
  409550:	mov	w8, #0x10                  	// #16
  409554:	mov	w0, #0x280                 	// #640
  409558:	str	w8, [x19, #92]
  40955c:	bl	4016e0 <_Znam@plt>
  409560:	str	x0, [x19, #80]
  409564:	ldp	x20, x19, [sp, #32]
  409568:	ldr	x21, [sp, #16]
  40956c:	ldp	x29, x30, [sp], #48
  409570:	ret
  409574:	stp	x29, x30, [sp, #-48]!
  409578:	stp	x22, x21, [sp, #16]
  40957c:	stp	x20, x19, [sp, #32]
  409580:	mov	x29, sp
  409584:	ldrsw	x8, [x0, #72]
  409588:	mov	x19, x0
  40958c:	mov	x10, #0xffffffff00000000    	// #-4294967296
  409590:	lsl	x12, x8, #32
  409594:	mov	x11, x8
  409598:	mov	x22, x11
  40959c:	subs	x11, x11, #0x1
  4095a0:	mov	x9, x12
  4095a4:	b.lt	4095bc <sqrt@plt+0x7afc>  // b.tstop
  4095a8:	ldr	x12, [x19, #64]
  4095ac:	add	x12, x12, x22, lsl #2
  4095b0:	ldur	w13, [x12, #-4]
  4095b4:	add	x12, x9, x10
  4095b8:	tbnz	w13, #31, 409598 <sqrt@plt+0x7ad8>
  4095bc:	cmp	w8, w22
  4095c0:	b.le	4095fc <sqrt@plt+0x7b3c>
  4095c4:	ldr	x20, [x19, #64]
  4095c8:	asr	x8, x9, #32
  4095cc:	cmp	xzr, x8, lsr #62
  4095d0:	asr	x21, x9, #30
  4095d4:	csinv	x0, x21, xzr, eq  // eq = none
  4095d8:	bl	4016e0 <_Znam@plt>
  4095dc:	mov	x1, x20
  4095e0:	mov	x2, x21
  4095e4:	str	x0, [x19, #64]
  4095e8:	bl	401700 <memcpy@plt>
  4095ec:	cbz	x20, 4095f8 <sqrt@plt+0x7b38>
  4095f0:	mov	x0, x20
  4095f4:	bl	401950 <_ZdaPv@plt>
  4095f8:	str	w22, [x19, #72]
  4095fc:	ldp	w22, w8, [x19, #88]
  409600:	cmp	w22, w8
  409604:	b.ge	409650 <sqrt@plt+0x7b90>  // b.tcont
  409608:	sxtw	x8, w22
  40960c:	mov	w9, #0x28                  	// #40
  409610:	ldr	x20, [x19, #80]
  409614:	umulh	x9, x8, x9
  409618:	add	x8, x8, x8, lsl #2
  40961c:	lsl	x21, x8, #3
  409620:	cmp	xzr, x9
  409624:	csinv	x0, x21, xzr, eq  // eq = none
  409628:	bl	4016e0 <_Znam@plt>
  40962c:	mov	x1, x20
  409630:	mov	x2, x21
  409634:	str	x0, [x19, #80]
  409638:	bl	401700 <memcpy@plt>
  40963c:	cbz	x20, 40964c <sqrt@plt+0x7b8c>
  409640:	mov	x0, x20
  409644:	bl	401950 <_ZdaPv@plt>
  409648:	ldr	w22, [x19, #88]
  40964c:	str	w22, [x19, #92]
  409650:	ldp	x20, x19, [sp, #32]
  409654:	ldp	x22, x21, [sp, #16]
  409658:	ldp	x29, x30, [sp], #48
  40965c:	ret
  409660:	stp	x29, x30, [sp, #-48]!
  409664:	str	x21, [sp, #16]
  409668:	stp	x20, x19, [sp, #32]
  40966c:	mov	x29, sp
  409670:	ldrsw	x21, [x1]
  409674:	mov	x19, x2
  409678:	mov	x20, x0
  40967c:	tbz	w21, #31, 409690 <sqrt@plt+0x7bd0>
  409680:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409684:	add	x1, x1, #0x1a
  409688:	mov	w0, #0x296                 	// #662
  40968c:	bl	40720c <sqrt@plt+0x574c>
  409690:	ldr	w8, [x20, #72]
  409694:	cmp	w21, w8
  409698:	b.lt	4096ac <sqrt@plt+0x7bec>  // b.tstop
  40969c:	mov	x0, x20
  4096a0:	mov	w1, w21
  4096a4:	bl	4093f0 <sqrt@plt+0x7930>
  4096a8:	ldr	w8, [x20, #72]
  4096ac:	cmp	w21, w8
  4096b0:	b.lt	4096c4 <sqrt@plt+0x7c04>  // b.tstop
  4096b4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4096b8:	add	x1, x1, #0x1a
  4096bc:	mov	w0, #0x299                 	// #665
  4096c0:	bl	40720c <sqrt@plt+0x574c>
  4096c4:	ldp	w8, w9, [x20, #88]
  4096c8:	add	w10, w8, #0x1
  4096cc:	cmp	w10, w9
  4096d0:	b.lt	4096e4 <sqrt@plt+0x7c24>  // b.tstop
  4096d4:	mov	x0, x20
  4096d8:	bl	4094e8 <sqrt@plt+0x7a28>
  4096dc:	ldp	w8, w9, [x20, #88]
  4096e0:	add	w10, w8, #0x1
  4096e4:	cmp	w10, w9
  4096e8:	b.lt	409700 <sqrt@plt+0x7c40>  // b.tstop
  4096ec:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4096f0:	add	x1, x1, #0x1a
  4096f4:	mov	w0, #0x29c                 	// #668
  4096f8:	bl	40720c <sqrt@plt+0x574c>
  4096fc:	ldr	w8, [x20, #88]
  409700:	ldr	x9, [x20, #64]
  409704:	mov	w11, #0x28                  	// #40
  409708:	str	w8, [x9, x21, lsl #2]
  40970c:	ldrsw	x8, [x20, #88]
  409710:	ldr	x9, [x20, #80]
  409714:	add	w10, w8, #0x1
  409718:	str	w10, [x20, #88]
  40971c:	ldr	x10, [x19, #32]
  409720:	ldp	q0, q1, [x19]
  409724:	madd	x8, x8, x11, x9
  409728:	str	x10, [x8, #32]
  40972c:	stp	q0, q1, [x8]
  409730:	ldp	x20, x19, [sp, #32]
  409734:	ldr	x21, [sp, #16]
  409738:	ldp	x29, x30, [sp], #48
  40973c:	ret
  409740:	stp	x29, x30, [sp, #-48]!
  409744:	str	x21, [sp, #16]
  409748:	stp	x20, x19, [sp, #32]
  40974c:	mov	x29, sp
  409750:	ldrsw	x19, [x1]
  409754:	ldrsw	x21, [x2]
  409758:	mov	x20, x0
  40975c:	orr	w8, w21, w19
  409760:	tbnz	w8, #31, 409770 <sqrt@plt+0x7cb0>
  409764:	ldr	w8, [x20, #72]
  409768:	cmp	w21, w8
  40976c:	b.lt	409784 <sqrt@plt+0x7cc4>  // b.tstop
  409770:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409774:	add	x1, x1, #0x1a
  409778:	mov	w0, #0x2a5                 	// #677
  40977c:	bl	40720c <sqrt@plt+0x574c>
  409780:	ldr	w8, [x20, #72]
  409784:	cmp	w19, w8
  409788:	b.lt	409798 <sqrt@plt+0x7cd8>  // b.tstop
  40978c:	mov	x0, x20
  409790:	mov	w1, w19
  409794:	bl	4093f0 <sqrt@plt+0x7930>
  409798:	ldr	x8, [x20, #64]
  40979c:	ldr	w9, [x8, x21, lsl #2]
  4097a0:	ldr	x21, [sp, #16]
  4097a4:	str	w9, [x8, x19, lsl #2]
  4097a8:	ldp	x20, x19, [sp, #32]
  4097ac:	ldp	x29, x30, [sp], #48
  4097b0:	ret
  4097b4:	stp	x29, x30, [sp, #-48]!
  4097b8:	stp	x22, x21, [sp, #16]
  4097bc:	stp	x20, x19, [sp, #32]
  4097c0:	mov	x29, sp
  4097c4:	mov	x22, x0
  4097c8:	mov	w0, #0x68                  	// #104
  4097cc:	mov	w20, w2
  4097d0:	mov	x21, x1
  4097d4:	bl	40d158 <_Znwm@@Base>
  4097d8:	mov	x19, x0
  4097dc:	mov	x1, x22
  4097e0:	bl	408670 <sqrt@plt+0x6bb0>
  4097e4:	mov	x0, x19
  4097e8:	mov	x1, x21
  4097ec:	mov	w2, w20
  4097f0:	bl	409834 <sqrt@plt+0x7d74>
  4097f4:	cbnz	w0, 40980c <sqrt@plt+0x7d4c>
  4097f8:	ldr	x8, [x19]
  4097fc:	mov	x0, x19
  409800:	ldr	x8, [x8, #8]
  409804:	blr	x8
  409808:	mov	x19, xzr
  40980c:	mov	x0, x19
  409810:	ldp	x20, x19, [sp, #32]
  409814:	ldp	x22, x21, [sp, #16]
  409818:	ldp	x29, x30, [sp], #48
  40981c:	ret
  409820:	mov	x20, x0
  409824:	mov	x0, x19
  409828:	bl	40d1fc <_ZdlPv@@Base>
  40982c:	mov	x0, x20
  409830:	bl	401a50 <_Unwind_Resume@plt>
  409834:	sub	sp, sp, #0x130
  409838:	stp	d9, d8, [sp, #192]
  40983c:	stp	x29, x30, [sp, #208]
  409840:	stp	x28, x27, [sp, #224]
  409844:	stp	x26, x25, [sp, #240]
  409848:	stp	x24, x23, [sp, #256]
  40984c:	stp	x22, x21, [sp, #272]
  409850:	stp	x20, x19, [sp, #288]
  409854:	add	x29, sp, #0xc0
  409858:	ldr	x21, [x0, #32]
  40985c:	mov	x20, x1
  409860:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409864:	mov	x19, x0
  409868:	add	x1, x1, #0x54
  40986c:	mov	x0, x21
  409870:	mov	w24, w2
  409874:	bl	401990 <strcmp@plt>
  409878:	cbz	w0, 409b68 <sqrt@plt+0x80a8>
  40987c:	sub	x1, x29, #0x10
  409880:	mov	x0, x21
  409884:	bl	40b338 <sqrt@plt+0x9878>
  409888:	cbz	x0, 409b88 <sqrt@plt+0x80c8>
  40988c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  409890:	adrp	x10, 40e000 <_ZdlPvm@@Base+0xdf8>
  409894:	ldur	x8, [x29, #-16]
  409898:	ldr	d8, [x9, #4072]
  40989c:	ldr	d9, [x10, #4080]
  4098a0:	adrp	x21, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098a4:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098a8:	adrp	x23, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098ac:	adrp	x25, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098b0:	adrp	x27, 40e000 <_ZdlPvm@@Base+0xdf8>
  4098b4:	adrp	x20, 40e000 <_ZdlPvm@@Base+0xdf8>
  4098b8:	mov	w11, w24
  4098bc:	adrp	x24, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098c0:	adrp	x28, 40f000 <_ZdlPvm@@Base+0x1df8>
  4098c4:	mov	w12, #0x1                   	// #1
  4098c8:	add	x21, x21, #0x98
  4098cc:	add	x22, x22, #0x79
  4098d0:	add	x23, x23, #0x9d
  4098d4:	add	x25, x25, #0xce
  4098d8:	add	x27, x27, #0x8d5
  4098dc:	add	x20, x20, #0xf27
  4098e0:	add	x24, x24, #0x104
  4098e4:	add	x28, x28, #0x108
  4098e8:	stur	xzr, [x29, #-40]
  4098ec:	stur	xzr, [x29, #-24]
  4098f0:	stp	w12, w11, [x29, #-32]
  4098f4:	str	w11, [sp, #44]
  4098f8:	stp	x0, x8, [x29, #-56]
  4098fc:	sub	x0, x29, #0x38
  409900:	bl	408358 <sqrt@plt+0x6898>
  409904:	cbz	w0, 409f70 <sqrt@plt+0x84b0>
  409908:	ldur	x0, [x29, #-24]
  40990c:	mov	x1, x21
  409910:	bl	401830 <strtok@plt>
  409914:	mov	x1, x22
  409918:	mov	x26, x0
  40991c:	bl	401990 <strcmp@plt>
  409920:	cbz	w0, 4098fc <sqrt@plt+0x7e3c>
  409924:	mov	x0, x26
  409928:	mov	x1, x23
  40992c:	bl	401990 <strcmp@plt>
  409930:	cbz	w0, 4099e0 <sqrt@plt+0x7f20>
  409934:	mov	x0, x26
  409938:	mov	x1, x25
  40993c:	bl	401990 <strcmp@plt>
  409940:	cbz	w0, 409a1c <sqrt@plt+0x7f5c>
  409944:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409948:	mov	x0, x26
  40994c:	add	x1, x1, #0xf9
  409950:	bl	401990 <strcmp@plt>
  409954:	cbz	w0, 409a68 <sqrt@plt+0x7fa8>
  409958:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40995c:	mov	x0, x26
  409960:	add	x1, x1, #0x126
  409964:	bl	401990 <strcmp@plt>
  409968:	cbz	w0, 409b2c <sqrt@plt+0x806c>
  40996c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409970:	mov	x0, x26
  409974:	add	x1, x1, #0x4e0
  409978:	bl	401990 <strcmp@plt>
  40997c:	cbz	w0, 409b5c <sqrt@plt+0x809c>
  409980:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409984:	mov	x0, x26
  409988:	add	x1, x1, #0x15c
  40998c:	bl	401990 <strcmp@plt>
  409990:	cbz	w0, 409c38 <sqrt@plt+0x8178>
  409994:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409998:	mov	x0, x26
  40999c:	add	x1, x1, #0x166
  4099a0:	bl	401990 <strcmp@plt>
  4099a4:	cbz	w0, 409c38 <sqrt@plt+0x8178>
  4099a8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  4099ac:	mov	x0, xzr
  4099b0:	add	x1, x1, #0x622
  4099b4:	bl	401830 <strtok@plt>
  4099b8:	bl	40a5c8 <sqrt@plt+0x8b08>
  4099bc:	ldr	x8, [x19]
  4099c0:	ldur	x3, [x29, #-48]
  4099c4:	ldur	w4, [x29, #-40]
  4099c8:	mov	x2, x0
  4099cc:	ldr	x8, [x8, #16]
  4099d0:	mov	x0, x19
  4099d4:	mov	x1, x26
  4099d8:	blr	x8
  4099dc:	b	4098fc <sqrt@plt+0x7e3c>
  4099e0:	mov	x0, xzr
  4099e4:	mov	x1, x21
  4099e8:	bl	401830 <strtok@plt>
  4099ec:	cbz	x0, 409bcc <sqrt@plt+0x810c>
  4099f0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  4099f4:	add	x2, sp, #0x60
  4099f8:	add	x1, x1, #0x209
  4099fc:	bl	4018f0 <__isoc99_sscanf@plt>
  409a00:	cmp	w0, #0x1
  409a04:	b.ne	409bcc <sqrt@plt+0x810c>  // b.any
  409a08:	ldr	w8, [sp, #96]
  409a0c:	cmp	w8, #0x0
  409a10:	b.le	409bcc <sqrt@plt+0x810c>
  409a14:	str	w8, [x19, #24]
  409a18:	b	4098fc <sqrt@plt+0x7e3c>
  409a1c:	mov	x0, xzr
  409a20:	mov	x1, x21
  409a24:	bl	401830 <strtok@plt>
  409a28:	mov	x26, x0
  409a2c:	cbz	x0, 409bfc <sqrt@plt+0x813c>
  409a30:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409a34:	add	x2, sp, #0x50
  409a38:	mov	x0, x26
  409a3c:	add	x1, x1, #0xd4
  409a40:	bl	4018f0 <__isoc99_sscanf@plt>
  409a44:	ldr	d0, [sp, #80]
  409a48:	fcmp	d0, d8
  409a4c:	b.ls	409bfc <sqrt@plt+0x813c>  // b.plast
  409a50:	cmp	w0, #0x1
  409a54:	b.ne	409bfc <sqrt@plt+0x813c>  // b.any
  409a58:	fcmp	d0, d9
  409a5c:	b.ge	409bfc <sqrt@plt+0x813c>  // b.tcont
  409a60:	str	d0, [x19, #48]
  409a64:	b	4098fc <sqrt@plt+0x7e3c>
  409a68:	mov	x0, xzr
  409a6c:	mov	x1, x21
  409a70:	bl	401830 <strtok@plt>
  409a74:	cbz	x0, 4098fc <sqrt@plt+0x7e3c>
  409a78:	mov	x26, x0
  409a7c:	mov	x0, x26
  409a80:	mov	x1, x27
  409a84:	bl	401990 <strcmp@plt>
  409a88:	cbz	w0, 4098fc <sqrt@plt+0x7e3c>
  409a8c:	mov	x0, x26
  409a90:	mov	x1, x20
  409a94:	bl	401990 <strcmp@plt>
  409a98:	cbz	w0, 409aec <sqrt@plt+0x802c>
  409a9c:	mov	x0, x26
  409aa0:	mov	x1, x24
  409aa4:	bl	401990 <strcmp@plt>
  409aa8:	cbz	w0, 409af4 <sqrt@plt+0x8034>
  409aac:	mov	x0, x26
  409ab0:	mov	x1, x28
  409ab4:	bl	401990 <strcmp@plt>
  409ab8:	cbz	w0, 409afc <sqrt@plt+0x803c>
  409abc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409ac0:	mov	x0, x26
  409ac4:	add	x1, x1, #0x103
  409ac8:	bl	401990 <strcmp@plt>
  409acc:	cbz	w0, 409b04 <sqrt@plt+0x8044>
  409ad0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409ad4:	mov	x0, x26
  409ad8:	add	x1, x1, #0x107
  409adc:	bl	401990 <strcmp@plt>
  409ae0:	cbnz	w0, 40a020 <sqrt@plt+0x8560>
  409ae4:	mov	w8, #0x10                  	// #16
  409ae8:	b	409b08 <sqrt@plt+0x8048>
  409aec:	mov	w8, #0x1                   	// #1
  409af0:	b	409b08 <sqrt@plt+0x8048>
  409af4:	mov	w8, #0x2                   	// #2
  409af8:	b	409b08 <sqrt@plt+0x8048>
  409afc:	mov	w8, #0x4                   	// #4
  409b00:	b	409b08 <sqrt@plt+0x8048>
  409b04:	mov	w8, #0x8                   	// #8
  409b08:	ldr	w9, [x19, #8]
  409b0c:	mov	x0, xzr
  409b10:	mov	x1, x21
  409b14:	orr	w8, w9, w8
  409b18:	str	w8, [x19, #8]
  409b1c:	bl	401830 <strtok@plt>
  409b20:	mov	x26, x0
  409b24:	cbnz	x0, 409a7c <sqrt@plt+0x7fbc>
  409b28:	b	4098fc <sqrt@plt+0x7e3c>
  409b2c:	mov	x0, xzr
  409b30:	mov	x1, x21
  409b34:	bl	401830 <strtok@plt>
  409b38:	cbz	x0, 40a06c <sqrt@plt+0x85ac>
  409b3c:	mov	x26, x0
  409b40:	bl	401750 <strlen@plt>
  409b44:	add	x0, x0, #0x1
  409b48:	bl	4016e0 <_Znam@plt>
  409b4c:	mov	x1, x26
  409b50:	str	x0, [x19, #40]
  409b54:	bl	401820 <strcpy@plt>
  409b58:	b	4098fc <sqrt@plt+0x7e3c>
  409b5c:	mov	w8, #0x1                   	// #1
  409b60:	str	w8, [x19, #28]
  409b64:	b	4098fc <sqrt@plt+0x7e3c>
  409b68:	cbnz	x20, 409b8c <sqrt@plt+0x80cc>
  409b6c:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b70:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  409b74:	add	x1, x1, #0xf18
  409b78:	add	x0, x0, #0x59
  409b7c:	mov	x2, x1
  409b80:	mov	x3, x1
  409b84:	b	409bc0 <sqrt@plt+0x8100>
  409b88:	cbz	x20, 409b9c <sqrt@plt+0x80dc>
  409b8c:	mov	w19, wzr
  409b90:	mov	w8, #0x1                   	// #1
  409b94:	str	w8, [x20]
  409b98:	b	40a34c <sqrt@plt+0x888c>
  409b9c:	ldr	x1, [x19, #32]
  409ba0:	sub	x0, x29, #0x38
  409ba4:	bl	407e24 <sqrt@plt+0x6364>
  409ba8:	adrp	x2, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409bac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  409bb0:	add	x2, x2, #0xf18
  409bb4:	add	x0, x0, #0x7e
  409bb8:	sub	x1, x29, #0x38
  409bbc:	mov	x3, x2
  409bc0:	bl	408074 <sqrt@plt+0x65b4>
  409bc4:	mov	w19, wzr
  409bc8:	b	40a34c <sqrt@plt+0x888c>
  409bcc:	ldur	w8, [x29, #-28]
  409bd0:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  409bd4:	ldur	x0, [x29, #-48]
  409bd8:	ldur	w1, [x29, #-40]
  409bdc:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409be0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  409be4:	add	x3, x3, #0xf18
  409be8:	add	x2, x2, #0xa8
  409bec:	mov	x4, x3
  409bf0:	mov	x5, x3
  409bf4:	bl	408110 <sqrt@plt+0x6650>
  409bf8:	b	40a340 <sqrt@plt+0x8880>
  409bfc:	add	x0, sp, #0x60
  409c00:	mov	x1, x26
  409c04:	bl	407e24 <sqrt@plt+0x6364>
  409c08:	ldur	w8, [x29, #-28]
  409c0c:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  409c10:	ldur	x0, [x29, #-48]
  409c14:	ldur	w1, [x29, #-40]
  409c18:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409c1c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  409c20:	add	x4, x4, #0xf18
  409c24:	add	x2, x2, #0xd8
  409c28:	add	x3, sp, #0x60
  409c2c:	mov	x5, x4
  409c30:	bl	408110 <sqrt@plt+0x6650>
  409c34:	b	40a340 <sqrt@plt+0x8880>
  409c38:	cbz	x26, 409f70 <sqrt@plt+0x84b0>
  409c3c:	add	x8, sp, #0x60
  409c40:	add	x9, x8, #0x14
  409c44:	adrp	x21, 40f000 <_ZdlPvm@@Base+0x1df8>
  409c48:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x1df8>
  409c4c:	adrp	x25, 40f000 <_ZdlPvm@@Base+0x1df8>
  409c50:	adrp	x28, 40f000 <_ZdlPvm@@Base+0x1df8>
  409c54:	str	x9, [sp, #32]
  409c58:	add	x9, x8, #0x18
  409c5c:	mov	w24, wzr
  409c60:	add	x21, x21, #0x15c
  409c64:	add	x22, x22, #0x98
  409c68:	add	x25, x25, #0x1d0
  409c6c:	add	x28, x28, #0x1fa
  409c70:	add	x27, x8, #0xc
  409c74:	add	x23, x8, #0x10
  409c78:	str	x9, [sp, #24]
  409c7c:	add	x9, x8, #0x1c
  409c80:	add	x8, x8, #0x8
  409c84:	stur	wzr, [x29, #-32]
  409c88:	stp	x8, x9, [sp, #8]
  409c8c:	mov	x0, x26
  409c90:	mov	x1, x21
  409c94:	bl	401990 <strcmp@plt>
  409c98:	cbz	w0, 409e90 <sqrt@plt+0x83d0>
  409c9c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409ca0:	mov	x0, x26
  409ca4:	add	x1, x1, #0x166
  409ca8:	bl	401990 <strcmp@plt>
  409cac:	cbnz	w0, 40a168 <sqrt@plt+0x86a8>
  409cb0:	ldr	w8, [sp, #44]
  409cb4:	cbnz	w8, 40a064 <sqrt@plt+0x85a4>
  409cb8:	mov	x20, xzr
  409cbc:	sub	x0, x29, #0x38
  409cc0:	bl	408358 <sqrt@plt+0x6898>
  409cc4:	cbz	w0, 409f34 <sqrt@plt+0x8474>
  409cc8:	ldur	x0, [x29, #-24]
  409ccc:	mov	x1, x22
  409cd0:	bl	401830 <strtok@plt>
  409cd4:	cbz	x0, 409cbc <sqrt@plt+0x81fc>
  409cd8:	mov	x26, x0
  409cdc:	mov	x0, xzr
  409ce0:	mov	x1, x22
  409ce4:	bl	401830 <strtok@plt>
  409ce8:	cbz	x0, 409f38 <sqrt@plt+0x8478>
  409cec:	ldrb	w8, [x0]
  409cf0:	cmp	w8, #0x22
  409cf4:	b.ne	409d28 <sqrt@plt+0x8268>  // b.any
  409cf8:	cbz	x20, 40a09c <sqrt@plt+0x85dc>
  409cfc:	mov	x0, x26
  409d00:	mov	x1, x25
  409d04:	bl	401990 <strcmp@plt>
  409d08:	cbz	w0, 40a0cc <sqrt@plt+0x860c>
  409d0c:	mov	x0, x26
  409d10:	bl	40cfe8 <sqrt@plt+0xb528>
  409d14:	mov	x1, x0
  409d18:	mov	x0, x19
  409d1c:	mov	x2, x20
  409d20:	bl	409740 <sqrt@plt+0x7c80>
  409d24:	b	409cbc <sqrt@plt+0x81fc>
  409d28:	ldp	x2, x7, [sp, #8]
  409d2c:	ldp	x5, x6, [sp, #24]
  409d30:	mov	x1, x28
  409d34:	mov	x3, x27
  409d38:	mov	x4, x23
  409d3c:	stp	xzr, xzr, [x27]
  409d40:	str	wzr, [x27, #16]
  409d44:	bl	4018f0 <__isoc99_sscanf@plt>
  409d48:	cmp	w0, #0x0
  409d4c:	b.le	40a1d4 <sqrt@plt+0x8714>
  409d50:	mov	x0, xzr
  409d54:	mov	x1, x22
  409d58:	bl	401830 <strtok@plt>
  409d5c:	cbz	x0, 40a210 <sqrt@plt+0x8750>
  409d60:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409d64:	add	x2, sp, #0x4c
  409d68:	add	x1, x1, #0x209
  409d6c:	bl	4018f0 <__isoc99_sscanf@plt>
  409d70:	cmp	w0, #0x1
  409d74:	b.ne	40a24c <sqrt@plt+0x878c>  // b.any
  409d78:	ldr	w1, [sp, #76]
  409d7c:	cmp	w1, #0x100
  409d80:	b.cs	40a288 <sqrt@plt+0x87c8>  // b.hs, b.nlast
  409d84:	strb	w1, [sp, #96]
  409d88:	mov	x0, xzr
  409d8c:	mov	x1, x22
  409d90:	bl	401830 <strtok@plt>
  409d94:	cbz	x0, 40a2c0 <sqrt@plt+0x8800>
  409d98:	add	x1, sp, #0x40
  409d9c:	mov	w2, wzr
  409da0:	mov	x20, x0
  409da4:	bl	4017d0 <strtol@plt>
  409da8:	str	w0, [sp, #100]
  409dac:	cbnz	w0, 409dbc <sqrt@plt+0x82fc>
  409db0:	ldr	x8, [sp, #64]
  409db4:	cmp	x8, x20
  409db8:	b.eq	40a2fc <sqrt@plt+0x883c>  // b.none
  409dbc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409dc0:	ldr	w8, [x8, #3952]
  409dc4:	cbz	w8, 409de0 <sqrt@plt+0x8320>
  409dc8:	bl	401970 <wcwidth@plt>
  409dcc:	cmp	w0, #0x2
  409dd0:	b.lt	409de0 <sqrt@plt+0x8320>  // b.tstop
  409dd4:	ldr	w8, [sp, #104]
  409dd8:	mul	w8, w8, w0
  409ddc:	str	w8, [sp, #104]
  409de0:	mov	x0, xzr
  409de4:	mov	x1, x22
  409de8:	bl	401830 <strtok@plt>
  409dec:	cbz	x0, 409e24 <sqrt@plt+0x8364>
  409df0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409df4:	add	x1, x1, #0x1d1
  409df8:	mov	x20, x0
  409dfc:	bl	401990 <strcmp@plt>
  409e00:	cbz	w0, 409e20 <sqrt@plt+0x8360>
  409e04:	mov	x0, x20
  409e08:	bl	401750 <strlen@plt>
  409e0c:	add	x0, x0, #0x1
  409e10:	bl	4016e0 <_Znam@plt>
  409e14:	mov	x1, x20
  409e18:	bl	401820 <strcpy@plt>
  409e1c:	b	409e24 <sqrt@plt+0x8364>
  409e20:	mov	x0, xzr
  409e24:	str	x0, [sp, #128]
  409e28:	mov	x0, x26
  409e2c:	mov	x1, x25
  409e30:	bl	401990 <strcmp@plt>
  409e34:	cbz	w0, 409e70 <sqrt@plt+0x83b0>
  409e38:	mov	x0, x26
  409e3c:	bl	40cfe8 <sqrt@plt+0xb528>
  409e40:	mov	x20, x0
  409e44:	add	x2, sp, #0x60
  409e48:	mov	x0, x19
  409e4c:	mov	x1, x20
  409e50:	bl	409660 <sqrt@plt+0x7ba0>
  409e54:	ldr	w0, [sp, #100]
  409e58:	bl	40cf24 <sqrt@plt+0xb464>
  409e5c:	mov	x1, x0
  409e60:	mov	x0, x19
  409e64:	mov	x2, x20
  409e68:	bl	409740 <sqrt@plt+0x7c80>
  409e6c:	b	409cbc <sqrt@plt+0x81fc>
  409e70:	ldr	w0, [sp, #100]
  409e74:	bl	40cf24 <sqrt@plt+0xb464>
  409e78:	mov	x20, x0
  409e7c:	add	x2, sp, #0x60
  409e80:	mov	x0, x19
  409e84:	mov	x1, x20
  409e88:	bl	409660 <sqrt@plt+0x7ba0>
  409e8c:	b	409cbc <sqrt@plt+0x81fc>
  409e90:	ldr	w8, [sp, #44]
  409e94:	cbnz	w8, 40a064 <sqrt@plt+0x85a4>
  409e98:	str	x23, [sp]
  409e9c:	mov	x23, x27
  409ea0:	mov	x27, x21
  409ea4:	mov	x21, x28
  409ea8:	sub	x0, x29, #0x38
  409eac:	bl	408358 <sqrt@plt+0x6898>
  409eb0:	cbz	w0, 409f5c <sqrt@plt+0x849c>
  409eb4:	ldur	x0, [x29, #-24]
  409eb8:	mov	x1, x22
  409ebc:	bl	401830 <strtok@plt>
  409ec0:	cbz	x0, 409ea8 <sqrt@plt+0x83e8>
  409ec4:	mov	x26, x0
  409ec8:	mov	x0, xzr
  409ecc:	mov	x1, x22
  409ed0:	bl	401830 <strtok@plt>
  409ed4:	cbz	x0, 409f48 <sqrt@plt+0x8488>
  409ed8:	mov	x20, x0
  409edc:	mov	x0, xzr
  409ee0:	mov	x1, x22
  409ee4:	bl	401830 <strtok@plt>
  409ee8:	cbz	x0, 40a0fc <sqrt@plt+0x863c>
  409eec:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  409ef0:	add	x2, sp, #0x50
  409ef4:	add	x1, x1, #0x209
  409ef8:	mov	x28, x0
  409efc:	bl	4018f0 <__isoc99_sscanf@plt>
  409f00:	cmp	w0, #0x1
  409f04:	b.ne	40a12c <sqrt@plt+0x866c>  // b.any
  409f08:	mov	x0, x26
  409f0c:	bl	40cfe8 <sqrt@plt+0xb528>
  409f10:	mov	x26, x0
  409f14:	mov	x0, x20
  409f18:	bl	40cfe8 <sqrt@plt+0xb528>
  409f1c:	ldr	w3, [sp, #80]
  409f20:	mov	x2, x0
  409f24:	mov	x0, x19
  409f28:	mov	x1, x26
  409f2c:	bl	40917c <sqrt@plt+0x76bc>
  409f30:	b	409ea8 <sqrt@plt+0x83e8>
  409f34:	mov	x26, xzr
  409f38:	cbz	x20, 40a1a4 <sqrt@plt+0x86e4>
  409f3c:	mov	w24, #0x1                   	// #1
  409f40:	cbnz	x26, 409c8c <sqrt@plt+0x81cc>
  409f44:	b	409f5c <sqrt@plt+0x849c>
  409f48:	mov	x28, x21
  409f4c:	mov	x21, x27
  409f50:	mov	x27, x23
  409f54:	ldr	x23, [sp]
  409f58:	cbnz	x26, 409c8c <sqrt@plt+0x81cc>
  409f5c:	mov	x0, x19
  409f60:	bl	409574 <sqrt@plt+0x7ab4>
  409f64:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f68:	ldr	w8, [x8, #3952]
  409f6c:	b	409f80 <sqrt@plt+0x84c0>
  409f70:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f74:	ldr	w8, [x8, #3952]
  409f78:	cbz	w8, 409fc0 <sqrt@plt+0x8500>
  409f7c:	mov	w24, wzr
  409f80:	orr	w8, w8, w24
  409f84:	cbz	w8, 409ff0 <sqrt@plt+0x8530>
  409f88:	ldr	w8, [x19, #24]
  409f8c:	cbnz	w8, 40a064 <sqrt@plt+0x85a4>
  409f90:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f94:	adrp	x10, 423000 <_Znam@GLIBCXX_3.4>
  409f98:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f9c:	ldr	w0, [x8, #3908]
  409fa0:	ldr	w8, [x10, #1548]
  409fa4:	ldr	w3, [x19, #56]
  409fa8:	ldr	w1, [x9, #3904]
  409fac:	mov	w9, #0xd8                  	// #216
  409fb0:	mul	w2, w8, w9
  409fb4:	cbz	w3, 40a05c <sqrt@plt+0x859c>
  409fb8:	bl	40a634 <sqrt@plt+0x8b74>
  409fbc:	b	40a060 <sqrt@plt+0x85a0>
  409fc0:	ldur	w8, [x29, #-28]
  409fc4:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  409fc8:	ldur	x0, [x29, #-48]
  409fcc:	ldur	w1, [x29, #-40]
  409fd0:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409fd4:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  409fd8:	add	x3, x3, #0xf18
  409fdc:	add	x2, x2, #0x16e
  409fe0:	mov	x4, x3
  409fe4:	mov	x5, x3
  409fe8:	bl	408110 <sqrt@plt+0x6650>
  409fec:	b	40a340 <sqrt@plt+0x8880>
  409ff0:	ldur	w8, [x29, #-28]
  409ff4:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  409ff8:	ldur	x0, [x29, #-48]
  409ffc:	ldur	w1, [x29, #-40]
  40a000:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a004:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a008:	add	x3, x3, #0xf18
  40a00c:	add	x2, x2, #0x319
  40a010:	mov	x4, x3
  40a014:	mov	x5, x3
  40a018:	bl	408110 <sqrt@plt+0x6650>
  40a01c:	b	40a340 <sqrt@plt+0x8880>
  40a020:	add	x0, sp, #0x60
  40a024:	mov	x1, x26
  40a028:	bl	407e24 <sqrt@plt+0x6364>
  40a02c:	ldur	w8, [x29, #-28]
  40a030:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a034:	ldur	x0, [x29, #-48]
  40a038:	ldur	w1, [x29, #-40]
  40a03c:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a040:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a044:	add	x4, x4, #0xf18
  40a048:	add	x2, x2, #0x10b
  40a04c:	add	x3, sp, #0x60
  40a050:	mov	x5, x4
  40a054:	bl	408110 <sqrt@plt+0x6650>
  40a058:	b	40a340 <sqrt@plt+0x8880>
  40a05c:	bl	40a6d8 <sqrt@plt+0x8c18>
  40a060:	str	w0, [x19, #24]
  40a064:	mov	w19, #0x1                   	// #1
  40a068:	b	40a344 <sqrt@plt+0x8884>
  40a06c:	ldur	w8, [x29, #-28]
  40a070:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a074:	ldur	x0, [x29, #-48]
  40a078:	ldur	w1, [x29, #-40]
  40a07c:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a080:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a084:	add	x3, x3, #0xf18
  40a088:	add	x2, x2, #0x133
  40a08c:	mov	x4, x3
  40a090:	mov	x5, x3
  40a094:	bl	408110 <sqrt@plt+0x6650>
  40a098:	b	40a340 <sqrt@plt+0x8880>
  40a09c:	ldur	w8, [x29, #-28]
  40a0a0:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a0a4:	ldur	x0, [x29, #-48]
  40a0a8:	ldur	w1, [x29, #-40]
  40a0ac:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a0b0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a0b4:	add	x3, x3, #0xf18
  40a0b8:	add	x2, x2, #0x1af
  40a0bc:	mov	x4, x3
  40a0c0:	mov	x5, x3
  40a0c4:	bl	408110 <sqrt@plt+0x6650>
  40a0c8:	b	40a340 <sqrt@plt+0x8880>
  40a0cc:	ldur	w8, [x29, #-28]
  40a0d0:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a0d4:	ldur	x0, [x29, #-48]
  40a0d8:	ldur	w1, [x29, #-40]
  40a0dc:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a0e0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a0e4:	add	x3, x3, #0xf18
  40a0e8:	add	x2, x2, #0x1d4
  40a0ec:	mov	x4, x3
  40a0f0:	mov	x5, x3
  40a0f4:	bl	408110 <sqrt@plt+0x6650>
  40a0f8:	b	40a340 <sqrt@plt+0x8880>
  40a0fc:	ldur	w8, [x29, #-28]
  40a100:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a104:	ldur	x0, [x29, #-48]
  40a108:	ldur	w1, [x29, #-40]
  40a10c:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a110:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a114:	add	x3, x3, #0xf18
  40a118:	add	x2, x2, #0x186
  40a11c:	mov	x4, x3
  40a120:	mov	x5, x3
  40a124:	bl	408110 <sqrt@plt+0x6650>
  40a128:	b	40a340 <sqrt@plt+0x8880>
  40a12c:	add	x0, sp, #0x60
  40a130:	mov	x1, x28
  40a134:	bl	407e24 <sqrt@plt+0x6364>
  40a138:	ldur	w8, [x29, #-28]
  40a13c:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a140:	ldur	x0, [x29, #-48]
  40a144:	ldur	w1, [x29, #-40]
  40a148:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a14c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a150:	add	x4, x4, #0xf18
  40a154:	add	x2, x2, #0x19a
  40a158:	add	x3, sp, #0x60
  40a15c:	mov	x5, x4
  40a160:	bl	408110 <sqrt@plt+0x6650>
  40a164:	b	40a340 <sqrt@plt+0x8880>
  40a168:	add	x0, sp, #0x60
  40a16c:	mov	x1, x26
  40a170:	bl	407e24 <sqrt@plt+0x6364>
  40a174:	ldur	w8, [x29, #-28]
  40a178:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a17c:	ldur	x0, [x29, #-48]
  40a180:	ldur	w1, [x29, #-40]
  40a184:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a188:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a18c:	add	x4, x4, #0xf18
  40a190:	add	x2, x2, #0x2d8
  40a194:	add	x3, sp, #0x60
  40a198:	mov	x5, x4
  40a19c:	bl	408110 <sqrt@plt+0x6650>
  40a1a0:	b	40a340 <sqrt@plt+0x8880>
  40a1a4:	ldur	w8, [x29, #-28]
  40a1a8:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a1ac:	ldur	x0, [x29, #-48]
  40a1b0:	ldur	w1, [x29, #-40]
  40a1b4:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a1b8:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a1bc:	add	x3, x3, #0xf18
  40a1c0:	add	x2, x2, #0x2b3
  40a1c4:	mov	x4, x3
  40a1c8:	mov	x5, x3
  40a1cc:	bl	408110 <sqrt@plt+0x6650>
  40a1d0:	b	40a340 <sqrt@plt+0x8880>
  40a1d4:	add	x0, sp, #0x50
  40a1d8:	mov	x1, x26
  40a1dc:	bl	407e24 <sqrt@plt+0x6364>
  40a1e0:	ldur	w8, [x29, #-28]
  40a1e4:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a1e8:	ldur	x0, [x29, #-48]
  40a1ec:	ldur	w1, [x29, #-40]
  40a1f0:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a1f4:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a1f8:	add	x4, x4, #0xf18
  40a1fc:	add	x2, x2, #0x20c
  40a200:	add	x3, sp, #0x50
  40a204:	mov	x5, x4
  40a208:	bl	408110 <sqrt@plt+0x6650>
  40a20c:	b	40a340 <sqrt@plt+0x8880>
  40a210:	add	x0, sp, #0x50
  40a214:	mov	x1, x26
  40a218:	bl	407e24 <sqrt@plt+0x6364>
  40a21c:	ldur	w8, [x29, #-28]
  40a220:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a224:	ldur	x0, [x29, #-48]
  40a228:	ldur	w1, [x29, #-40]
  40a22c:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a230:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a234:	add	x4, x4, #0xf18
  40a238:	add	x2, x2, #0x21f
  40a23c:	add	x3, sp, #0x50
  40a240:	mov	x5, x4
  40a244:	bl	408110 <sqrt@plt+0x6650>
  40a248:	b	40a340 <sqrt@plt+0x8880>
  40a24c:	add	x0, sp, #0x50
  40a250:	mov	x1, x26
  40a254:	bl	407e24 <sqrt@plt+0x6364>
  40a258:	ldur	w8, [x29, #-28]
  40a25c:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a260:	ldur	x0, [x29, #-48]
  40a264:	ldur	w1, [x29, #-40]
  40a268:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a26c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a270:	add	x4, x4, #0xf18
  40a274:	add	x2, x2, #0x23f
  40a278:	add	x3, sp, #0x50
  40a27c:	mov	x5, x4
  40a280:	bl	408110 <sqrt@plt+0x6650>
  40a284:	b	40a340 <sqrt@plt+0x8880>
  40a288:	add	x0, sp, #0x50
  40a28c:	bl	407e4c <sqrt@plt+0x638c>
  40a290:	ldur	w8, [x29, #-28]
  40a294:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a298:	ldur	x0, [x29, #-48]
  40a29c:	ldur	w1, [x29, #-40]
  40a2a0:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a2a4:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a2a8:	add	x4, x4, #0xf18
  40a2ac:	add	x2, x2, #0x25b
  40a2b0:	add	x3, sp, #0x50
  40a2b4:	mov	x5, x4
  40a2b8:	bl	408110 <sqrt@plt+0x6650>
  40a2bc:	b	40a340 <sqrt@plt+0x8880>
  40a2c0:	add	x0, sp, #0x50
  40a2c4:	mov	x1, x26
  40a2c8:	bl	407e24 <sqrt@plt+0x6364>
  40a2cc:	ldur	w8, [x29, #-28]
  40a2d0:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a2d4:	ldur	x0, [x29, #-48]
  40a2d8:	ldur	w1, [x29, #-40]
  40a2dc:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a2e0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a2e4:	add	x4, x4, #0xf18
  40a2e8:	add	x2, x2, #0x27c
  40a2ec:	add	x3, sp, #0x50
  40a2f0:	mov	x5, x4
  40a2f4:	bl	408110 <sqrt@plt+0x6650>
  40a2f8:	b	40a340 <sqrt@plt+0x8880>
  40a2fc:	add	x0, sp, #0x50
  40a300:	mov	x1, x20
  40a304:	bl	407e24 <sqrt@plt+0x6364>
  40a308:	add	x0, sp, #0x30
  40a30c:	mov	x1, x26
  40a310:	bl	407e24 <sqrt@plt+0x6364>
  40a314:	ldur	w8, [x29, #-28]
  40a318:	cbnz	w8, 40a340 <sqrt@plt+0x8880>
  40a31c:	ldur	x0, [x29, #-48]
  40a320:	ldur	w1, [x29, #-40]
  40a324:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a328:	adrp	x5, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a32c:	add	x2, x2, #0x292
  40a330:	add	x5, x5, #0xf18
  40a334:	add	x3, sp, #0x50
  40a338:	add	x4, sp, #0x30
  40a33c:	bl	408110 <sqrt@plt+0x6650>
  40a340:	mov	w19, wzr
  40a344:	sub	x0, x29, #0x38
  40a348:	bl	408314 <sqrt@plt+0x6854>
  40a34c:	mov	w0, w19
  40a350:	ldp	x20, x19, [sp, #288]
  40a354:	ldp	x22, x21, [sp, #272]
  40a358:	ldp	x24, x23, [sp, #256]
  40a35c:	ldp	x26, x25, [sp, #240]
  40a360:	ldp	x28, x27, [sp, #224]
  40a364:	ldp	x29, x30, [sp, #208]
  40a368:	ldp	d9, d8, [sp, #192]
  40a36c:	add	sp, sp, #0x130
  40a370:	ret
  40a374:	b	40a3dc <sqrt@plt+0x891c>
  40a378:	b	40a3dc <sqrt@plt+0x891c>
  40a37c:	b	40a3dc <sqrt@plt+0x891c>
  40a380:	b	40a3dc <sqrt@plt+0x891c>
  40a384:	b	40a3dc <sqrt@plt+0x891c>
  40a388:	b	40a3dc <sqrt@plt+0x891c>
  40a38c:	b	40a3dc <sqrt@plt+0x891c>
  40a390:	b	40a3dc <sqrt@plt+0x891c>
  40a394:	b	40a3dc <sqrt@plt+0x891c>
  40a398:	b	40a3dc <sqrt@plt+0x891c>
  40a39c:	b	40a3dc <sqrt@plt+0x891c>
  40a3a0:	b	40a3dc <sqrt@plt+0x891c>
  40a3a4:	b	40a3dc <sqrt@plt+0x891c>
  40a3a8:	b	40a3dc <sqrt@plt+0x891c>
  40a3ac:	b	40a3dc <sqrt@plt+0x891c>
  40a3b0:	b	40a3dc <sqrt@plt+0x891c>
  40a3b4:	b	40a3dc <sqrt@plt+0x891c>
  40a3b8:	b	40a3dc <sqrt@plt+0x891c>
  40a3bc:	b	40a3dc <sqrt@plt+0x891c>
  40a3c0:	b	40a3dc <sqrt@plt+0x891c>
  40a3c4:	b	40a3dc <sqrt@plt+0x891c>
  40a3c8:	b	40a3dc <sqrt@plt+0x891c>
  40a3cc:	b	40a3dc <sqrt@plt+0x891c>
  40a3d0:	b	40a3dc <sqrt@plt+0x891c>
  40a3d4:	b	40a3dc <sqrt@plt+0x891c>
  40a3d8:	b	40a3dc <sqrt@plt+0x891c>
  40a3dc:	mov	x19, x0
  40a3e0:	sub	x0, x29, #0x38
  40a3e4:	bl	408314 <sqrt@plt+0x6854>
  40a3e8:	mov	x0, x19
  40a3ec:	bl	401a50 <_Unwind_Resume@plt>
  40a3f0:	sub	sp, sp, #0x190
  40a3f4:	stp	x29, x30, [sp, #304]
  40a3f8:	stp	x28, x27, [sp, #320]
  40a3fc:	stp	x26, x25, [sp, #336]
  40a400:	stp	x24, x23, [sp, #352]
  40a404:	stp	x22, x21, [sp, #368]
  40a408:	stp	x20, x19, [sp, #384]
  40a40c:	add	x29, sp, #0x130
  40a410:	ldrb	w8, [x0]
  40a414:	adrp	x27, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a418:	add	x27, x27, #0x710
  40a41c:	mov	x20, x3
  40a420:	ldrb	w8, [x27, x8]
  40a424:	mov	x21, x2
  40a428:	mov	x22, x0
  40a42c:	mov	x19, x1
  40a430:	cbz	w8, 40a4c8 <sqrt@plt+0x8a08>
  40a434:	mov	x24, x22
  40a438:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a43c:	add	x1, x1, #0x35
  40a440:	sub	x2, x29, #0x10
  40a444:	sub	x3, x29, #0x1c
  40a448:	sub	x4, x29, #0x18
  40a44c:	sub	x5, x29, #0x20
  40a450:	mov	x0, x24
  40a454:	bl	4018f0 <__isoc99_sscanf@plt>
  40a458:	cmp	w0, #0x4
  40a45c:	mov	w0, wzr
  40a460:	b.ne	40a5a0 <sqrt@plt+0x8ae0>  // b.any
  40a464:	ldur	d0, [x29, #-16]
  40a468:	fcmp	d0, #0.0
  40a46c:	b.le	40a5a0 <sqrt@plt+0x8ae0>
  40a470:	ldur	d0, [x29, #-24]
  40a474:	fcmp	d0, #0.0
  40a478:	b.le	40a5a0 <sqrt@plt+0x8ae0>
  40a47c:	ldurb	w1, [x29, #-28]
  40a480:	sub	x0, x29, #0x10
  40a484:	bl	408800 <sqrt@plt+0x6d40>
  40a488:	cbz	w0, 40a5a0 <sqrt@plt+0x8ae0>
  40a48c:	ldurb	w1, [x29, #-32]
  40a490:	sub	x0, x29, #0x18
  40a494:	bl	408800 <sqrt@plt+0x6d40>
  40a498:	cbz	w0, 40a5a0 <sqrt@plt+0x8ae0>
  40a49c:	cbz	x21, 40a4a8 <sqrt@plt+0x89e8>
  40a4a0:	ldur	x8, [x29, #-16]
  40a4a4:	str	x8, [x21]
  40a4a8:	cbz	x20, 40a4b4 <sqrt@plt+0x89f4>
  40a4ac:	ldur	x8, [x29, #-24]
  40a4b0:	str	x8, [x20]
  40a4b4:	cbz	x19, 40a59c <sqrt@plt+0x8adc>
  40a4b8:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a4bc:	add	x8, x8, #0x4d
  40a4c0:	str	x8, [x19]
  40a4c4:	b	40a59c <sqrt@plt+0x8adc>
  40a4c8:	add	x8, sp, #0x10
  40a4cc:	adrp	x26, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40a4d0:	mov	w23, #0x1                   	// #1
  40a4d4:	add	x26, x26, #0x48
  40a4d8:	sub	x8, x8, #0x1
  40a4dc:	mov	x24, x22
  40a4e0:	str	x8, [sp, #8]
  40a4e4:	mov	x28, xzr
  40a4e8:	ldr	x25, [x26, x28]
  40a4ec:	mov	x1, x24
  40a4f0:	mov	x0, x25
  40a4f4:	bl	401a00 <strcasecmp@plt>
  40a4f8:	cbz	w0, 40a574 <sqrt@plt+0x8ab4>
  40a4fc:	add	x28, x28, #0x18
  40a500:	cmp	x28, #0x3d8
  40a504:	b.ne	40a4e8 <sqrt@plt+0x8a28>  // b.any
  40a508:	cbz	w23, 40a5c0 <sqrt@plt+0x8b00>
  40a50c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40a510:	mov	x0, x22
  40a514:	add	x1, x1, #0x28
  40a518:	bl	401980 <fopen@plt>
  40a51c:	cbz	x0, 40a5a0 <sqrt@plt+0x8ae0>
  40a520:	mov	x24, x0
  40a524:	add	x0, sp, #0x10
  40a528:	mov	w1, #0xfe                  	// #254
  40a52c:	mov	x2, x24
  40a530:	bl	4018e0 <fgets_unlocked@plt>
  40a534:	mov	x0, x24
  40a538:	bl	4017b0 <fclose@plt>
  40a53c:	add	x0, sp, #0x10
  40a540:	bl	401750 <strlen@plt>
  40a544:	ldr	x8, [sp, #8]
  40a548:	ldrb	w8, [x8, x0]
  40a54c:	cmp	w8, #0xa
  40a550:	b.ne	40a55c <sqrt@plt+0x8a9c>  // b.any
  40a554:	ldr	x8, [sp, #8]
  40a558:	strb	wzr, [x8, x0]
  40a55c:	ldrb	w8, [sp, #16]
  40a560:	mov	w23, wzr
  40a564:	add	x24, sp, #0x10
  40a568:	ldrb	w8, [x27, x8]
  40a56c:	cbz	w8, 40a4e4 <sqrt@plt+0x8a24>
  40a570:	b	40a438 <sqrt@plt+0x8978>
  40a574:	cbz	x21, 40a584 <sqrt@plt+0x8ac4>
  40a578:	add	x8, x26, x28
  40a57c:	ldr	x8, [x8, #8]
  40a580:	str	x8, [x21]
  40a584:	cbz	x20, 40a594 <sqrt@plt+0x8ad4>
  40a588:	add	x8, x26, x28
  40a58c:	ldr	x8, [x8, #16]
  40a590:	str	x8, [x20]
  40a594:	cbz	x19, 40a59c <sqrt@plt+0x8adc>
  40a598:	str	x25, [x19]
  40a59c:	mov	w0, #0x1                   	// #1
  40a5a0:	ldp	x20, x19, [sp, #384]
  40a5a4:	ldp	x22, x21, [sp, #368]
  40a5a8:	ldp	x24, x23, [sp, #352]
  40a5ac:	ldp	x26, x25, [sp, #336]
  40a5b0:	ldp	x28, x27, [sp, #320]
  40a5b4:	ldp	x29, x30, [sp, #304]
  40a5b8:	add	sp, sp, #0x190
  40a5bc:	ret
  40a5c0:	mov	w0, wzr
  40a5c4:	b	40a5a0 <sqrt@plt+0x8ae0>
  40a5c8:	stp	x29, x30, [sp, #-32]!
  40a5cc:	stp	x20, x19, [sp, #16]
  40a5d0:	mov	x29, sp
  40a5d4:	cbz	x0, 40a620 <sqrt@plt+0x8b60>
  40a5d8:	adrp	x20, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a5dc:	sub	x19, x0, #0x1
  40a5e0:	add	x20, x20, #0x910
  40a5e4:	ldrb	w8, [x19, #1]!
  40a5e8:	ldrb	w8, [x20, x8]
  40a5ec:	cbnz	w8, 40a5e4 <sqrt@plt+0x8b24>
  40a5f0:	mov	x0, x19
  40a5f4:	bl	401750 <strlen@plt>
  40a5f8:	add	x9, x19, x0
  40a5fc:	mov	x8, x9
  40a600:	cmp	x9, x19
  40a604:	b.ls	40a618 <sqrt@plt+0x8b58>  // b.plast
  40a608:	mov	x9, x8
  40a60c:	ldrb	w10, [x9, #-1]!
  40a610:	ldrb	w10, [x20, x10]
  40a614:	cbnz	w10, 40a5fc <sqrt@plt+0x8b3c>
  40a618:	strb	wzr, [x8]
  40a61c:	b	40a624 <sqrt@plt+0x8b64>
  40a620:	mov	x19, xzr
  40a624:	mov	x0, x19
  40a628:	ldp	x20, x19, [sp, #16]
  40a62c:	ldp	x29, x30, [sp], #32
  40a630:	ret
  40a634:	stp	x29, x30, [sp, #-48]!
  40a638:	stp	x22, x21, [sp, #16]
  40a63c:	stp	x20, x19, [sp, #32]
  40a640:	mov	x29, sp
  40a644:	mov	w19, w3
  40a648:	mov	w21, w2
  40a64c:	mov	w22, w1
  40a650:	mov	w20, w0
  40a654:	tbnz	w1, #31, 40a6a0 <sqrt@plt+0x8be0>
  40a658:	cmp	w21, #0x1
  40a65c:	b.lt	40a6a0 <sqrt@plt+0x8be0>  // b.tstop
  40a660:	cmp	w19, #0x0
  40a664:	b.le	40a6a0 <sqrt@plt+0x8be0>
  40a668:	cbz	w22, 40a6b4 <sqrt@plt+0x8bf4>
  40a66c:	scvtf	d0, w20
  40a670:	scvtf	d1, w22
  40a674:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  40a678:	fmul	d0, d0, d1
  40a67c:	ldr	d1, [x8, #4064]
  40a680:	scvtf	d2, w21
  40a684:	fdiv	d0, d0, d2
  40a688:	scvtf	d2, w19
  40a68c:	fdiv	d1, d2, d1
  40a690:	fmul	d0, d0, d1
  40a694:	tbnz	w20, #31, 40a6bc <sqrt@plt+0x8bfc>
  40a698:	fmov	d1, #5.000000000000000000e-01
  40a69c:	b	40a6c0 <sqrt@plt+0x8c00>
  40a6a0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a6a4:	add	x1, x1, #0x1a
  40a6a8:	mov	w0, #0xfc                  	// #252
  40a6ac:	bl	40720c <sqrt@plt+0x574c>
  40a6b0:	cbnz	w22, 40a66c <sqrt@plt+0x8bac>
  40a6b4:	mov	w0, wzr
  40a6b8:	b	40a6c8 <sqrt@plt+0x8c08>
  40a6bc:	fmov	d1, #-5.000000000000000000e-01
  40a6c0:	fadd	d0, d0, d1
  40a6c4:	fcvtzs	w0, d0
  40a6c8:	ldp	x20, x19, [sp, #32]
  40a6cc:	ldp	x22, x21, [sp, #16]
  40a6d0:	ldp	x29, x30, [sp], #48
  40a6d4:	ret
  40a6d8:	stp	x29, x30, [sp, #-48]!
  40a6dc:	str	x21, [sp, #16]
  40a6e0:	stp	x20, x19, [sp, #32]
  40a6e4:	mov	x29, sp
  40a6e8:	mov	w19, w2
  40a6ec:	mov	w20, w1
  40a6f0:	mov	w21, w0
  40a6f4:	tbnz	w1, #31, 40a700 <sqrt@plt+0x8c40>
  40a6f8:	cmp	w19, #0x0
  40a6fc:	b.gt	40a710 <sqrt@plt+0x8c50>
  40a700:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a704:	add	x1, x1, #0x1a
  40a708:	mov	w0, #0xea                  	// #234
  40a70c:	bl	40720c <sqrt@plt+0x574c>
  40a710:	cmp	w19, #0x0
  40a714:	cinc	w8, w19, lt  // lt = tstop
  40a718:	cbz	w20, 40a754 <sqrt@plt+0x8c94>
  40a71c:	asr	w8, w8, #1
  40a720:	tbnz	w21, #31, 40a75c <sqrt@plt+0x8c9c>
  40a724:	mov	w9, #0x7fffffff            	// #2147483647
  40a728:	sub	w9, w9, w8
  40a72c:	sdiv	w9, w9, w20
  40a730:	cmp	w9, w21
  40a734:	b.ge	40a79c <sqrt@plt+0x8cdc>  // b.tcont
  40a738:	scvtf	d0, w21
  40a73c:	scvtf	d1, w20
  40a740:	scvtf	d2, w19
  40a744:	fmul	d0, d0, d1
  40a748:	fdiv	d0, d0, d2
  40a74c:	fmov	d1, #5.000000000000000000e-01
  40a750:	b	40a78c <sqrt@plt+0x8ccc>
  40a754:	mov	w0, wzr
  40a758:	b	40a7a4 <sqrt@plt+0x8ce4>
  40a75c:	mov	w10, #0x80000000            	// #-2147483648
  40a760:	sub	w10, w10, w8
  40a764:	neg	w9, w21
  40a768:	udiv	w10, w10, w20
  40a76c:	cmp	w10, w9
  40a770:	b.cs	40a798 <sqrt@plt+0x8cd8>  // b.hs, b.nlast
  40a774:	scvtf	d0, w21
  40a778:	scvtf	d1, w20
  40a77c:	scvtf	d2, w19
  40a780:	fmul	d0, d0, d1
  40a784:	fdiv	d0, d0, d2
  40a788:	fmov	d1, #-5.000000000000000000e-01
  40a78c:	fadd	d0, d0, d1
  40a790:	fcvtzs	w0, d0
  40a794:	b	40a7a4 <sqrt@plt+0x8ce4>
  40a798:	neg	w8, w8
  40a79c:	madd	w8, w20, w21, w8
  40a7a0:	sdiv	w0, w8, w19
  40a7a4:	ldp	x20, x19, [sp, #32]
  40a7a8:	ldr	x21, [sp, #16]
  40a7ac:	ldp	x29, x30, [sp], #48
  40a7b0:	ret
  40a7b4:	sub	sp, sp, #0xc0
  40a7b8:	str	d8, [sp, #80]
  40a7bc:	stp	x29, x30, [sp, #96]
  40a7c0:	stp	x28, x27, [sp, #112]
  40a7c4:	stp	x26, x25, [sp, #128]
  40a7c8:	stp	x24, x23, [sp, #144]
  40a7cc:	stp	x22, x21, [sp, #160]
  40a7d0:	stp	x20, x19, [sp, #176]
  40a7d4:	add	x29, sp, #0x50
  40a7d8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a7dc:	add	x0, x0, #0x54
  40a7e0:	sub	x1, x29, #0x8
  40a7e4:	str	wzr, [x29, #12]
  40a7e8:	bl	40b338 <sqrt@plt+0x9878>
  40a7ec:	cbz	x0, 40ae58 <sqrt@plt+0x9398>
  40a7f0:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  40a7f4:	ldur	x8, [x29, #-8]
  40a7f8:	ldr	d0, [x9, #344]
  40a7fc:	adrp	x19, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a800:	adrp	x23, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a804:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a808:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a80c:	add	x19, x19, #0x98
  40a810:	add	x23, x23, #0x648
  40a814:	add	x24, x24, #0xf50
  40a818:	fmov	d8, #5.000000000000000000e-01
  40a81c:	adrp	x22, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a820:	stp	x8, xzr, [sp, #40]
  40a824:	str	xzr, [sp, #64]
  40a828:	str	d0, [sp, #56]
  40a82c:	str	x0, [sp, #32]
  40a830:	str	wzr, [x10, #3904]
  40a834:	add	x0, sp, #0x20
  40a838:	bl	408358 <sqrt@plt+0x6898>
  40a83c:	cbz	w0, 40aeac <sqrt@plt+0x93ec>
  40a840:	ldr	x0, [sp, #64]
  40a844:	mov	x1, x19
  40a848:	bl	401830 <strtok@plt>
  40a84c:	mov	x27, x0
  40a850:	mov	x25, xzr
  40a854:	mov	w21, wzr
  40a858:	mov	x20, x23
  40a85c:	ldr	x0, [x20], #16
  40a860:	mov	x1, x27
  40a864:	bl	401990 <strcmp@plt>
  40a868:	cmp	w0, #0x0
  40a86c:	csinc	w21, w21, wzr, ne  // ne = any
  40a870:	cmp	x25, #0x8
  40a874:	b.hi	40a880 <sqrt@plt+0x8dc0>  // b.pmore
  40a878:	add	x25, x25, #0x1
  40a87c:	cbz	w21, 40a85c <sqrt@plt+0x8d9c>
  40a880:	cbz	w21, 40a8b4 <sqrt@plt+0x8df4>
  40a884:	mov	x0, xzr
  40a888:	mov	x1, x19
  40a88c:	bl	401830 <strtok@plt>
  40a890:	cbz	x0, 40af44 <sqrt@plt+0x9484>
  40a894:	ldur	x2, [x20, #-8]
  40a898:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a89c:	add	x1, x1, #0x209
  40a8a0:	mov	x28, x0
  40a8a4:	bl	4018f0 <__isoc99_sscanf@plt>
  40a8a8:	cmp	w0, #0x1
  40a8ac:	b.eq	40a834 <sqrt@plt+0x8d74>  // b.none
  40a8b0:	b	40af80 <sqrt@plt+0x94c0>
  40a8b4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a8b8:	add	x0, x0, #0x379
  40a8bc:	mov	x1, x27
  40a8c0:	bl	401990 <strcmp@plt>
  40a8c4:	cbz	w0, 40a9e8 <sqrt@plt+0x8f28>
  40a8c8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a8cc:	add	x0, x0, #0x409
  40a8d0:	mov	x1, x27
  40a8d4:	bl	401990 <strcmp@plt>
  40a8d8:	adrp	x25, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a8dc:	cbz	w0, 40aa1c <sqrt@plt+0x8f5c>
  40a8e0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40a8e4:	add	x0, x0, #0x6ef
  40a8e8:	mov	x1, x27
  40a8ec:	bl	401990 <strcmp@plt>
  40a8f0:	cbz	w0, 40aaf4 <sqrt@plt+0x9034>
  40a8f4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a8f8:	add	x0, x0, #0x445
  40a8fc:	mov	x1, x27
  40a900:	bl	401990 <strcmp@plt>
  40a904:	cbz	w0, 40ab2c <sqrt@plt+0x906c>
  40a908:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a90c:	add	x0, x0, #0x459
  40a910:	mov	x1, x27
  40a914:	bl	401990 <strcmp@plt>
  40a918:	cbz	w0, 40ab78 <sqrt@plt+0x90b8>
  40a91c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a920:	add	x0, x0, #0x4b9
  40a924:	mov	x1, x27
  40a928:	bl	401990 <strcmp@plt>
  40a92c:	cbz	w0, 40ab88 <sqrt@plt+0x90c8>
  40a930:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a934:	add	x0, x0, #0x4bf
  40a938:	mov	x1, x27
  40a93c:	bl	401990 <strcmp@plt>
  40a940:	cbz	w0, 40acbc <sqrt@plt+0x91fc>
  40a944:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a948:	add	x0, x0, #0x4c6
  40a94c:	mov	x1, x27
  40a950:	bl	401990 <strcmp@plt>
  40a954:	cbz	w0, 40add4 <sqrt@plt+0x9314>
  40a958:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a95c:	add	x0, x0, #0x4cf
  40a960:	mov	x1, x27
  40a964:	bl	401990 <strcmp@plt>
  40a968:	cbz	w0, 40ade4 <sqrt@plt+0x9324>
  40a96c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a970:	add	x0, x0, #0x4e8
  40a974:	mov	x1, x27
  40a978:	bl	401990 <strcmp@plt>
  40a97c:	cbz	w0, 40adf4 <sqrt@plt+0x9334>
  40a980:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a984:	add	x0, x0, #0x4f0
  40a988:	mov	x1, x27
  40a98c:	bl	401990 <strcmp@plt>
  40a990:	cbz	w0, 40ae04 <sqrt@plt+0x9344>
  40a994:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40a998:	add	x0, x0, #0x166
  40a99c:	mov	x1, x27
  40a9a0:	bl	401990 <strcmp@plt>
  40a9a4:	cbz	w0, 40aeac <sqrt@plt+0x93ec>
  40a9a8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9ac:	ldr	x8, [x8, #4000]
  40a9b0:	cbz	x8, 40a834 <sqrt@plt+0x8d74>
  40a9b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40a9b8:	mov	x0, xzr
  40a9bc:	add	x1, x1, #0x622
  40a9c0:	bl	401830 <strtok@plt>
  40a9c4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9c8:	ldr	x20, [x8, #4000]
  40a9cc:	bl	40a5c8 <sqrt@plt+0x8b08>
  40a9d0:	ldr	x2, [sp, #40]
  40a9d4:	ldr	w3, [sp, #48]
  40a9d8:	mov	x1, x0
  40a9dc:	mov	x0, x27
  40a9e0:	blr	x20
  40a9e4:	b	40a834 <sqrt@plt+0x8d74>
  40a9e8:	mov	x0, xzr
  40a9ec:	mov	x1, x19
  40a9f0:	bl	401830 <strtok@plt>
  40a9f4:	cbz	x0, 40b0b8 <sqrt@plt+0x95f8>
  40a9f8:	mov	x27, x0
  40a9fc:	bl	401750 <strlen@plt>
  40aa00:	add	x0, x0, #0x1
  40aa04:	bl	4016e0 <_Znam@plt>
  40aa08:	mov	x1, x27
  40aa0c:	bl	401820 <strcpy@plt>
  40aa10:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa14:	str	x0, [x8, #3984]
  40aa18:	b	40a834 <sqrt@plt+0x8d74>
  40aa1c:	mov	x0, xzr
  40aa20:	mov	x1, x19
  40aa24:	bl	401830 <strtok@plt>
  40aa28:	mov	x27, x0
  40aa2c:	cbz	x0, 40b04c <sqrt@plt+0x958c>
  40aa30:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40aa34:	add	x2, x29, #0xc
  40aa38:	mov	x0, x27
  40aa3c:	add	x1, x1, #0x209
  40aa40:	bl	4018f0 <__isoc99_sscanf@plt>
  40aa44:	cmp	w0, #0x1
  40aa48:	b.ne	40b04c <sqrt@plt+0x958c>  // b.any
  40aa4c:	ldr	w8, [x29, #12]
  40aa50:	cmp	w8, #0x0
  40aa54:	b.le	40b04c <sqrt@plt+0x958c>
  40aa58:	add	w8, w8, #0x1
  40aa5c:	sbfiz	x0, x8, #3, #32
  40aa60:	bl	4016e0 <_Znam@plt>
  40aa64:	str	x0, [x25, #3968]
  40aa68:	mov	x0, xzr
  40aa6c:	mov	x1, x19
  40aa70:	bl	401830 <strtok@plt>
  40aa74:	mov	x27, x0
  40aa78:	mov	x21, xzr
  40aa7c:	cbnz	x27, 40aaa0 <sqrt@plt+0x8fe0>
  40aa80:	add	x0, sp, #0x20
  40aa84:	bl	408358 <sqrt@plt+0x6898>
  40aa88:	cbz	w0, 40ae7c <sqrt@plt+0x93bc>
  40aa8c:	ldr	x0, [sp, #64]
  40aa90:	mov	x1, x19
  40aa94:	bl	401830 <strtok@plt>
  40aa98:	cbz	x0, 40aa80 <sqrt@plt+0x8fc0>
  40aa9c:	mov	x27, x0
  40aaa0:	mov	x0, x27
  40aaa4:	bl	401750 <strlen@plt>
  40aaa8:	add	x0, x0, #0x1
  40aaac:	bl	4016e0 <_Znam@plt>
  40aab0:	mov	x1, x27
  40aab4:	bl	401820 <strcpy@plt>
  40aab8:	ldr	x8, [x25, #3968]
  40aabc:	mov	x1, x19
  40aac0:	str	x0, [x8, x21, lsl #3]
  40aac4:	ldrsw	x20, [x29, #12]
  40aac8:	mov	x0, xzr
  40aacc:	add	x21, x21, #0x1
  40aad0:	bl	401830 <strtok@plt>
  40aad4:	cmp	x21, x20
  40aad8:	mov	x27, x0
  40aadc:	b.lt	40aa7c <sqrt@plt+0x8fbc>  // b.tstop
  40aae0:	cbnz	x27, 40b214 <sqrt@plt+0x9754>
  40aae4:	ldr	x8, [x25, #3968]
  40aae8:	ldrsw	x9, [x29, #12]
  40aaec:	str	xzr, [x8, x9, lsl #3]
  40aaf0:	b	40a834 <sqrt@plt+0x8d74>
  40aaf4:	mov	x0, xzr
  40aaf8:	mov	x1, x19
  40aafc:	bl	401830 <strtok@plt>
  40ab00:	cbz	x0, 40b184 <sqrt@plt+0x96c4>
  40ab04:	add	x2, sp, #0x8
  40ab08:	add	x3, sp, #0x10
  40ab0c:	mov	x1, x24
  40ab10:	bl	40a3f0 <sqrt@plt+0x8930>
  40ab14:	cbnz	w0, 40ab3c <sqrt@plt+0x907c>
  40ab18:	mov	x0, xzr
  40ab1c:	mov	x1, x19
  40ab20:	bl	401830 <strtok@plt>
  40ab24:	cbnz	x0, 40ab04 <sqrt@plt+0x9044>
  40ab28:	b	40af14 <sqrt@plt+0x9454>
  40ab2c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab30:	mov	w9, #0x1                   	// #1
  40ab34:	str	w9, [x8, #3944]
  40ab38:	b	40a834 <sqrt@plt+0x8d74>
  40ab3c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab40:	ldr	w8, [x8, #3904]
  40ab44:	ldp	d1, d0, [sp, #8]
  40ab48:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab4c:	scvtf	d2, w8
  40ab50:	fmul	d0, d0, d2
  40ab54:	fmul	d1, d1, d2
  40ab58:	fadd	d0, d0, d8
  40ab5c:	fadd	d1, d1, d8
  40ab60:	fcvtzs	w8, d0
  40ab64:	fcvtzs	w9, d1
  40ab68:	str	w8, [x10, #3912]
  40ab6c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab70:	str	w9, [x8, #3916]
  40ab74:	b	40a834 <sqrt@plt+0x8d74>
  40ab78:	mov	w8, #0x1                   	// #1
  40ab7c:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab80:	str	w8, [x9, #3940]
  40ab84:	b	40a834 <sqrt@plt+0x8d74>
  40ab88:	mov	w0, #0x40                  	// #64
  40ab8c:	bl	4016e0 <_Znam@plt>
  40ab90:	mov	x28, xzr
  40ab94:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab98:	mov	w21, #0x10                  	// #16
  40ab9c:	str	x0, [x8, #3976]
  40aba0:	mov	x0, xzr
  40aba4:	mov	x1, x19
  40aba8:	bl	401830 <strtok@plt>
  40abac:	mov	x27, x0
  40abb0:	cbnz	x0, 40abd4 <sqrt@plt+0x9114>
  40abb4:	add	x0, sp, #0x20
  40abb8:	bl	408358 <sqrt@plt+0x6898>
  40abbc:	cbz	w0, 40afec <sqrt@plt+0x952c>
  40abc0:	ldr	x0, [sp, #64]
  40abc4:	mov	x1, x19
  40abc8:	bl	401830 <strtok@plt>
  40abcc:	cbz	x0, 40abb4 <sqrt@plt+0x90f4>
  40abd0:	mov	x27, x0
  40abd4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40abd8:	add	x2, sp, #0x8
  40abdc:	add	x3, x29, #0x8
  40abe0:	mov	x0, x27
  40abe4:	add	x1, x1, #0x490
  40abe8:	bl	4018f0 <__isoc99_sscanf@plt>
  40abec:	cmp	w0, #0x1
  40abf0:	b.eq	40ac08 <sqrt@plt+0x9148>  // b.none
  40abf4:	cmp	w0, #0x2
  40abf8:	b.ne	40b118 <sqrt@plt+0x9658>  // b.any
  40abfc:	ldr	w25, [sp, #8]
  40ac00:	ldr	w8, [x29, #8]
  40ac04:	b	40ac14 <sqrt@plt+0x9154>
  40ac08:	ldr	w8, [sp, #8]
  40ac0c:	mov	w25, w8
  40ac10:	str	w8, [x29, #8]
  40ac14:	tbnz	w25, #31, 40b118 <sqrt@plt+0x9658>
  40ac18:	cmp	w25, w8
  40ac1c:	b.gt	40b118 <sqrt@plt+0x9658>
  40ac20:	add	x26, x28, #0x2
  40ac24:	cmp	w21, w26
  40ac28:	b.ge	40ac88 <sqrt@plt+0x91c8>  // b.tcont
  40ac2c:	str	x28, [sp]
  40ac30:	mov	x28, x23
  40ac34:	mov	x23, x24
  40ac38:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac3c:	ldr	x27, [x24, #3976]
  40ac40:	lsl	w20, w21, #1
  40ac44:	sxtw	x8, w20
  40ac48:	sbfiz	x9, x20, #2, #32
  40ac4c:	cmp	xzr, x8, lsr #62
  40ac50:	csinv	x0, x9, xzr, eq  // eq = none
  40ac54:	bl	4016e0 <_Znam@plt>
  40ac58:	sbfiz	x2, x21, #2, #32
  40ac5c:	mov	x1, x27
  40ac60:	str	x0, [x24, #3976]
  40ac64:	bl	401700 <memcpy@plt>
  40ac68:	cbz	x27, 40ac78 <sqrt@plt+0x91b8>
  40ac6c:	mov	x0, x27
  40ac70:	bl	401950 <_ZdaPv@plt>
  40ac74:	ldr	w25, [sp, #8]
  40ac78:	mov	x24, x23
  40ac7c:	mov	x23, x28
  40ac80:	ldr	x28, [sp]
  40ac84:	b	40ac8c <sqrt@plt+0x91cc>
  40ac88:	mov	w20, w21
  40ac8c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac90:	ldr	x8, [x8, #3976]
  40ac94:	str	w25, [x8, x28, lsl #2]
  40ac98:	ldr	w9, [sp, #8]
  40ac9c:	cbz	w9, 40ae24 <sqrt@plt+0x9364>
  40aca0:	ldr	w9, [x29, #8]
  40aca4:	lsl	x10, x28, #2
  40aca8:	orr	x10, x10, #0x4
  40acac:	mov	x28, x26
  40acb0:	str	w9, [x8, x10]
  40acb4:	mov	w21, w20
  40acb8:	b	40aba0 <sqrt@plt+0x90e0>
  40acbc:	mov	w0, #0x28                  	// #40
  40acc0:	bl	4016e0 <_Znam@plt>
  40acc4:	mov	w8, #0x8                   	// #8
  40acc8:	str	x0, [x22, #3992]
  40accc:	str	xzr, [x0]
  40acd0:	ldr	x9, [x22, #3992]
  40acd4:	str	xzr, [x9, x8]
  40acd8:	add	x8, x8, #0x8
  40acdc:	cmp	x8, #0x28
  40ace0:	b.ne	40acd0 <sqrt@plt+0x9210>  // b.any
  40ace4:	mov	x0, xzr
  40ace8:	mov	x1, x19
  40acec:	bl	401830 <strtok@plt>
  40acf0:	cbz	x0, 40a834 <sqrt@plt+0x8d74>
  40acf4:	mov	x27, x0
  40acf8:	mov	x21, xzr
  40acfc:	mov	w26, #0x5                   	// #5
  40ad00:	add	x25, x21, #0x1
  40ad04:	cmp	w26, w25
  40ad08:	b.gt	40ad98 <sqrt@plt+0x92d8>
  40ad0c:	ldr	x28, [x22, #3992]
  40ad10:	lsl	w26, w26, #1
  40ad14:	sxtw	x8, w26
  40ad18:	sbfiz	x9, x26, #3, #32
  40ad1c:	cmp	xzr, x8, lsr #61
  40ad20:	csinv	x0, x9, xzr, eq  // eq = none
  40ad24:	bl	4016e0 <_Znam@plt>
  40ad28:	str	x0, [x22, #3992]
  40ad2c:	cbz	x21, 40ad64 <sqrt@plt+0x92a4>
  40ad30:	ldr	x8, [x28]
  40ad34:	cmp	x21, #0x1
  40ad38:	str	x8, [x0]
  40ad3c:	b.eq	40ad5c <sqrt@plt+0x929c>  // b.none
  40ad40:	mov	w8, #0x1                   	// #1
  40ad44:	ldr	x9, [x22, #3992]
  40ad48:	ldr	x10, [x28, x8, lsl #3]
  40ad4c:	str	x10, [x9, x8, lsl #3]
  40ad50:	add	x8, x8, #0x1
  40ad54:	cmp	x21, x8
  40ad58:	b.ne	40ad44 <sqrt@plt+0x9284>  // b.any
  40ad5c:	mov	w8, w21
  40ad60:	b	40ad68 <sqrt@plt+0x92a8>
  40ad64:	mov	w8, wzr
  40ad68:	cmp	w8, w26
  40ad6c:	b.ge	40ad8c <sqrt@plt+0x92cc>  // b.tcont
  40ad70:	mov	w8, w8
  40ad74:	mov	w9, w26
  40ad78:	ldr	x10, [x22, #3992]
  40ad7c:	str	xzr, [x10, x8, lsl #3]
  40ad80:	add	x8, x8, #0x1
  40ad84:	cmp	x9, x8
  40ad88:	b.ne	40ad78 <sqrt@plt+0x92b8>  // b.any
  40ad8c:	cbz	x28, 40ad98 <sqrt@plt+0x92d8>
  40ad90:	mov	x0, x28
  40ad94:	bl	401950 <_ZdaPv@plt>
  40ad98:	mov	x0, x27
  40ad9c:	bl	401750 <strlen@plt>
  40ada0:	add	x0, x0, #0x1
  40ada4:	bl	4016e0 <_Znam@plt>
  40ada8:	mov	x1, x27
  40adac:	bl	401820 <strcpy@plt>
  40adb0:	ldr	x8, [x22, #3992]
  40adb4:	mov	x1, x19
  40adb8:	str	x0, [x8, x21, lsl #3]
  40adbc:	mov	x0, xzr
  40adc0:	bl	401830 <strtok@plt>
  40adc4:	mov	x27, x0
  40adc8:	mov	x21, x25
  40adcc:	cbnz	x0, 40ad00 <sqrt@plt+0x9240>
  40add0:	b	40a834 <sqrt@plt+0x8d74>
  40add4:	mov	w8, #0x1                   	// #1
  40add8:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40addc:	str	w8, [x9, #3936]
  40ade0:	b	40a834 <sqrt@plt+0x8d74>
  40ade4:	mov	w8, #0x1                   	// #1
  40ade8:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40adec:	str	w8, [x9, #3948]
  40adf0:	b	40a834 <sqrt@plt+0x8d74>
  40adf4:	mov	w8, #0x1                   	// #1
  40adf8:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40adfc:	str	w8, [x9, #3952]
  40ae00:	b	40a834 <sqrt@plt+0x8d74>
  40ae04:	mov	x0, xzr
  40ae08:	mov	x1, x19
  40ae0c:	bl	401830 <strtok@plt>
  40ae10:	cbz	x0, 40b274 <sqrt@plt+0x97b4>
  40ae14:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40ae18:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae1c:	str	x0, [x8, #3960]
  40ae20:	b	40a834 <sqrt@plt+0x8d74>
  40ae24:	cbnz	w28, 40a834 <sqrt@plt+0x8d74>
  40ae28:	ldr	w8, [sp, #60]
  40ae2c:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40ae30:	ldr	x0, [sp, #40]
  40ae34:	ldr	w1, [sp, #48]
  40ae38:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae3c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40ae40:	add	x3, x3, #0xf18
  40ae44:	add	x2, x2, #0x4aa
  40ae48:	mov	x4, x3
  40ae4c:	mov	x5, x3
  40ae50:	bl	408110 <sqrt@plt+0x6650>
  40ae54:	b	40b240 <sqrt@plt+0x9780>
  40ae58:	adrp	x1, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae5c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40ae60:	add	x1, x1, #0xf18
  40ae64:	add	x0, x0, #0x333
  40ae68:	mov	x2, x1
  40ae6c:	mov	x3, x1
  40ae70:	bl	408074 <sqrt@plt+0x65b4>
  40ae74:	mov	w19, wzr
  40ae78:	b	40b24c <sqrt@plt+0x978c>
  40ae7c:	ldr	w8, [sp, #60]
  40ae80:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40ae84:	ldr	x0, [sp, #40]
  40ae88:	ldr	w1, [sp, #48]
  40ae8c:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae90:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40ae94:	add	x3, x3, #0xf18
  40ae98:	add	x2, x2, #0x3bd
  40ae9c:	mov	x4, x3
  40aea0:	mov	x5, x3
  40aea4:	bl	408110 <sqrt@plt+0x6650>
  40aea8:	b	40b240 <sqrt@plt+0x9780>
  40aeac:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aeb0:	ldr	w8, [x8, #3904]
  40aeb4:	cbz	w8, 40afbc <sqrt@plt+0x94fc>
  40aeb8:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aebc:	ldr	w8, [x8, #3908]
  40aec0:	cbz	w8, 40b01c <sqrt@plt+0x955c>
  40aec4:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aec8:	ldr	x8, [x8, #3968]
  40aecc:	cbz	x8, 40b088 <sqrt@plt+0x95c8>
  40aed0:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aed4:	ldr	x8, [x8, #3976]
  40aed8:	cbz	x8, 40b0e8 <sqrt@plt+0x9628>
  40aedc:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  40aee0:	ldr	w8, [x8, #1548]
  40aee4:	cmp	w8, #0x0
  40aee8:	b.le	40b154 <sqrt@plt+0x9694>
  40aeec:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  40aef0:	ldr	w8, [x8, #1540]
  40aef4:	cmp	w8, #0x0
  40aef8:	b.le	40b1b4 <sqrt@plt+0x96f4>
  40aefc:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  40af00:	ldr	w8, [x8, #1544]
  40af04:	cmp	w8, #0x0
  40af08:	b.le	40b1e4 <sqrt@plt+0x9724>
  40af0c:	mov	w19, #0x1                   	// #1
  40af10:	b	40b244 <sqrt@plt+0x9784>
  40af14:	ldr	w8, [sp, #60]
  40af18:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40af1c:	ldr	x0, [sp, #40]
  40af20:	ldr	w1, [sp, #48]
  40af24:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40af28:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40af2c:	add	x3, x3, #0xf18
  40af30:	add	x2, x2, #0x436
  40af34:	mov	x4, x3
  40af38:	mov	x5, x3
  40af3c:	bl	408110 <sqrt@plt+0x6650>
  40af40:	b	40b240 <sqrt@plt+0x9780>
  40af44:	add	x0, sp, #0x10
  40af48:	mov	x1, x27
  40af4c:	bl	407e24 <sqrt@plt+0x6364>
  40af50:	ldr	w8, [sp, #60]
  40af54:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40af58:	ldr	x0, [sp, #40]
  40af5c:	ldr	w1, [sp, #48]
  40af60:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40af64:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40af68:	add	x4, x4, #0xf18
  40af6c:	add	x2, x2, #0x34a
  40af70:	add	x3, sp, #0x10
  40af74:	mov	x5, x4
  40af78:	bl	408110 <sqrt@plt+0x6650>
  40af7c:	b	40b240 <sqrt@plt+0x9780>
  40af80:	add	x0, sp, #0x10
  40af84:	mov	x1, x28
  40af88:	bl	407e24 <sqrt@plt+0x6364>
  40af8c:	ldr	w8, [sp, #60]
  40af90:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40af94:	ldr	x0, [sp, #40]
  40af98:	ldr	w1, [sp, #48]
  40af9c:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40afa0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40afa4:	add	x4, x4, #0xf18
  40afa8:	add	x2, x2, #0x369
  40afac:	add	x3, sp, #0x10
  40afb0:	mov	x5, x4
  40afb4:	bl	408110 <sqrt@plt+0x6650>
  40afb8:	b	40b240 <sqrt@plt+0x9780>
  40afbc:	ldr	w8, [sp, #60]
  40afc0:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40afc4:	ldr	x0, [sp, #40]
  40afc8:	ldr	w1, [sp, #48]
  40afcc:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40afd0:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40afd4:	add	x3, x3, #0xf18
  40afd8:	add	x2, x2, #0x52d
  40afdc:	mov	x4, x3
  40afe0:	mov	x5, x3
  40afe4:	bl	408110 <sqrt@plt+0x6650>
  40afe8:	b	40b240 <sqrt@plt+0x9780>
  40afec:	ldr	w8, [sp, #60]
  40aff0:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40aff4:	ldr	x0, [sp, #40]
  40aff8:	ldr	w1, [sp, #48]
  40affc:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b000:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b004:	add	x3, x3, #0xf18
  40b008:	add	x2, x2, #0x468
  40b00c:	mov	x4, x3
  40b010:	mov	x5, x3
  40b014:	bl	408110 <sqrt@plt+0x6650>
  40b018:	b	40b240 <sqrt@plt+0x9780>
  40b01c:	ldr	w8, [sp, #60]
  40b020:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b024:	ldr	x0, [sp, #40]
  40b028:	ldr	w1, [sp, #48]
  40b02c:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b030:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b034:	add	x3, x3, #0xf18
  40b038:	add	x2, x2, #0x543
  40b03c:	mov	x4, x3
  40b040:	mov	x5, x3
  40b044:	bl	408110 <sqrt@plt+0x6650>
  40b048:	b	40b240 <sqrt@plt+0x9780>
  40b04c:	add	x0, sp, #0x10
  40b050:	mov	x1, x27
  40b054:	bl	407e24 <sqrt@plt+0x6364>
  40b058:	ldr	w8, [sp, #60]
  40b05c:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b060:	ldr	x0, [sp, #40]
  40b064:	ldr	w1, [sp, #48]
  40b068:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b06c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b070:	add	x4, x4, #0xf18
  40b074:	add	x2, x2, #0x3a4
  40b078:	add	x3, sp, #0x10
  40b07c:	mov	x5, x4
  40b080:	bl	408110 <sqrt@plt+0x6650>
  40b084:	b	40b240 <sqrt@plt+0x9780>
  40b088:	ldr	w8, [sp, #60]
  40b08c:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b090:	ldr	x0, [sp, #40]
  40b094:	ldr	w1, [sp, #48]
  40b098:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b09c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b0a0:	add	x3, x3, #0xf18
  40b0a4:	add	x2, x2, #0x55f
  40b0a8:	mov	x4, x3
  40b0ac:	mov	x5, x3
  40b0b0:	bl	408110 <sqrt@plt+0x6650>
  40b0b4:	b	40b240 <sqrt@plt+0x9780>
  40b0b8:	ldr	w8, [sp, #60]
  40b0bc:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b0c0:	ldr	x0, [sp, #40]
  40b0c4:	ldr	w1, [sp, #48]
  40b0c8:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b0cc:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b0d0:	add	x3, x3, #0xf18
  40b0d4:	add	x2, x2, #0x380
  40b0d8:	mov	x4, x3
  40b0dc:	mov	x5, x3
  40b0e0:	bl	408110 <sqrt@plt+0x6650>
  40b0e4:	b	40b240 <sqrt@plt+0x9780>
  40b0e8:	ldr	w8, [sp, #60]
  40b0ec:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b0f0:	ldr	x0, [sp, #40]
  40b0f4:	ldr	w1, [sp, #48]
  40b0f8:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b0fc:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b100:	add	x3, x3, #0xf18
  40b104:	add	x2, x2, #0x577
  40b108:	mov	x4, x3
  40b10c:	mov	x5, x3
  40b110:	bl	408110 <sqrt@plt+0x6650>
  40b114:	b	40b240 <sqrt@plt+0x9780>
  40b118:	add	x0, sp, #0x10
  40b11c:	mov	x1, x27
  40b120:	bl	407e24 <sqrt@plt+0x6364>
  40b124:	ldr	w8, [sp, #60]
  40b128:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b12c:	ldr	x0, [sp, #40]
  40b130:	ldr	w1, [sp, #48]
  40b134:	adrp	x4, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b138:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b13c:	add	x4, x4, #0xf18
  40b140:	add	x2, x2, #0x496
  40b144:	add	x3, sp, #0x10
  40b148:	mov	x5, x4
  40b14c:	bl	408110 <sqrt@plt+0x6650>
  40b150:	b	40b240 <sqrt@plt+0x9780>
  40b154:	ldr	w8, [sp, #60]
  40b158:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b15c:	ldr	x0, [sp, #40]
  40b160:	ldr	w1, [sp, #48]
  40b164:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b168:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b16c:	add	x3, x3, #0xf18
  40b170:	add	x2, x2, #0x58f
  40b174:	mov	x4, x3
  40b178:	mov	x5, x3
  40b17c:	bl	408110 <sqrt@plt+0x6650>
  40b180:	b	40b240 <sqrt@plt+0x9780>
  40b184:	ldr	w8, [sp, #60]
  40b188:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b18c:	ldr	x0, [sp, #40]
  40b190:	ldr	w1, [sp, #48]
  40b194:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b198:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b19c:	add	x3, x3, #0xf18
  40b1a0:	add	x2, x2, #0x40f
  40b1a4:	mov	x4, x3
  40b1a8:	mov	x5, x3
  40b1ac:	bl	408110 <sqrt@plt+0x6650>
  40b1b0:	b	40b240 <sqrt@plt+0x9780>
  40b1b4:	ldr	w8, [sp, #60]
  40b1b8:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b1bc:	ldr	x0, [sp, #40]
  40b1c0:	ldr	w1, [sp, #48]
  40b1c4:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b1c8:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b1cc:	add	x3, x3, #0xf18
  40b1d0:	add	x2, x2, #0x5a5
  40b1d4:	mov	x4, x3
  40b1d8:	mov	x5, x3
  40b1dc:	bl	408110 <sqrt@plt+0x6650>
  40b1e0:	b	40b240 <sqrt@plt+0x9780>
  40b1e4:	ldr	w8, [sp, #60]
  40b1e8:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b1ec:	ldr	x0, [sp, #40]
  40b1f0:	ldr	w1, [sp, #48]
  40b1f4:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b1f8:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b1fc:	add	x3, x3, #0xf18
  40b200:	add	x2, x2, #0x5b5
  40b204:	mov	x4, x3
  40b208:	mov	x5, x3
  40b20c:	bl	408110 <sqrt@plt+0x6650>
  40b210:	b	40b240 <sqrt@plt+0x9780>
  40b214:	ldr	w8, [sp, #60]
  40b218:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b21c:	ldr	x0, [sp, #40]
  40b220:	ldr	w1, [sp, #48]
  40b224:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b228:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b22c:	add	x3, x3, #0xf18
  40b230:	add	x2, x2, #0x3e5
  40b234:	mov	x4, x3
  40b238:	mov	x5, x3
  40b23c:	bl	408110 <sqrt@plt+0x6650>
  40b240:	mov	w19, wzr
  40b244:	add	x0, sp, #0x20
  40b248:	bl	408314 <sqrt@plt+0x6854>
  40b24c:	mov	w0, w19
  40b250:	ldp	x20, x19, [sp, #176]
  40b254:	ldp	x22, x21, [sp, #160]
  40b258:	ldp	x24, x23, [sp, #144]
  40b25c:	ldp	x26, x25, [sp, #128]
  40b260:	ldp	x28, x27, [sp, #112]
  40b264:	ldp	x29, x30, [sp, #96]
  40b268:	ldr	d8, [sp, #80]
  40b26c:	add	sp, sp, #0xc0
  40b270:	ret
  40b274:	ldr	w8, [sp, #60]
  40b278:	cbnz	w8, 40b240 <sqrt@plt+0x9780>
  40b27c:	ldr	x0, [sp, #40]
  40b280:	ldr	w1, [sp, #48]
  40b284:	adrp	x3, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b288:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b28c:	add	x3, x3, #0xf18
  40b290:	add	x2, x2, #0x500
  40b294:	mov	x4, x3
  40b298:	mov	x5, x3
  40b29c:	bl	408110 <sqrt@plt+0x6650>
  40b2a0:	b	40b240 <sqrt@plt+0x9780>
  40b2a4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2a8:	b	40b2f8 <sqrt@plt+0x9838>
  40b2ac:	b	40b2f8 <sqrt@plt+0x9838>
  40b2b0:	b	40b2f8 <sqrt@plt+0x9838>
  40b2b4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2b8:	b	40b2f8 <sqrt@plt+0x9838>
  40b2bc:	b	40b2f8 <sqrt@plt+0x9838>
  40b2c0:	b	40b2f8 <sqrt@plt+0x9838>
  40b2c4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2c8:	b	40b2f8 <sqrt@plt+0x9838>
  40b2cc:	b	40b2f8 <sqrt@plt+0x9838>
  40b2d0:	b	40b2f8 <sqrt@plt+0x9838>
  40b2d4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2d8:	b	40b2f8 <sqrt@plt+0x9838>
  40b2dc:	b	40b2f8 <sqrt@plt+0x9838>
  40b2e0:	b	40b2f8 <sqrt@plt+0x9838>
  40b2e4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2e8:	b	40b2f8 <sqrt@plt+0x9838>
  40b2ec:	b	40b2f8 <sqrt@plt+0x9838>
  40b2f0:	b	40b2f8 <sqrt@plt+0x9838>
  40b2f4:	b	40b2f8 <sqrt@plt+0x9838>
  40b2f8:	mov	x19, x0
  40b2fc:	add	x0, sp, #0x20
  40b300:	bl	408314 <sqrt@plt+0x6854>
  40b304:	mov	x0, x19
  40b308:	bl	401a50 <_Unwind_Resume@plt>
  40b30c:	ret
  40b310:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b314:	ldr	x8, [x9, #4000]
  40b318:	str	x0, [x9, #4000]
  40b31c:	mov	x0, x8
  40b320:	ret
  40b324:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b328:	add	x8, x8, #0xf30
  40b32c:	mov	x1, x0
  40b330:	mov	x0, x8
  40b334:	b	40d73c <_ZdlPvm@@Base+0x534>
  40b338:	stp	x29, x30, [sp, #-48]!
  40b33c:	stp	x22, x21, [sp, #16]
  40b340:	stp	x20, x19, [sp, #32]
  40b344:	mov	x29, sp
  40b348:	mov	x19, x1
  40b34c:	mov	x20, x0
  40b350:	bl	401750 <strlen@plt>
  40b354:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b358:	ldr	x21, [x8, #952]
  40b35c:	mov	x22, x0
  40b360:	mov	x0, x21
  40b364:	bl	401750 <strlen@plt>
  40b368:	add	x8, x22, x0
  40b36c:	add	x0, x8, #0x5
  40b370:	bl	4016e0 <_Znam@plt>
  40b374:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b378:	add	x1, x1, #0x756
  40b37c:	mov	x2, x21
  40b380:	mov	x3, x20
  40b384:	mov	x22, x0
  40b388:	bl	401840 <sprintf@plt>
  40b38c:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b390:	add	x0, x0, #0xf30
  40b394:	mov	x1, x22
  40b398:	mov	x2, x19
  40b39c:	bl	40d838 <_ZdlPvm@@Base+0x630>
  40b3a0:	mov	x19, x0
  40b3a4:	mov	x0, x22
  40b3a8:	bl	401950 <_ZdaPv@plt>
  40b3ac:	mov	x0, x19
  40b3b0:	ldp	x20, x19, [sp, #32]
  40b3b4:	ldp	x22, x21, [sp, #16]
  40b3b8:	ldp	x29, x30, [sp], #48
  40b3bc:	ret
  40b3c0:	sub	sp, sp, #0xc0
  40b3c4:	stp	x29, x30, [sp, #96]
  40b3c8:	stp	x28, x27, [sp, #112]
  40b3cc:	stp	x26, x25, [sp, #128]
  40b3d0:	stp	x24, x23, [sp, #144]
  40b3d4:	stp	x22, x21, [sp, #160]
  40b3d8:	stp	x20, x19, [sp, #176]
  40b3dc:	ldrb	w8, [x2]
  40b3e0:	ldr	w9, [x7, #4]
  40b3e4:	add	x29, sp, #0x60
  40b3e8:	cmp	w8, #0x3a
  40b3ec:	csel	w28, wzr, w9, eq  // eq = none
  40b3f0:	cmp	w0, #0x1
  40b3f4:	b.lt	40b774 <sqrt@plt+0x9cb4>  // b.tstop
  40b3f8:	ldr	w22, [x7]
  40b3fc:	mov	x19, x7
  40b400:	mov	x27, x4
  40b404:	mov	x20, x3
  40b408:	mov	x24, x2
  40b40c:	mov	w23, w0
  40b410:	mov	x25, x1
  40b414:	mov	w21, w5
  40b418:	str	xzr, [x7, #16]
  40b41c:	stur	w5, [x29, #-8]
  40b420:	cbz	w22, 40b490 <sqrt@plt+0x99d0>
  40b424:	ldr	w8, [x19, #24]
  40b428:	cbz	w8, 40b498 <sqrt@plt+0x99d8>
  40b42c:	mov	x26, x19
  40b430:	ldr	x21, [x26, #32]!
  40b434:	cbz	x21, 40b510 <sqrt@plt+0x9a50>
  40b438:	ldrb	w8, [x21]
  40b43c:	cbz	w8, 40b510 <sqrt@plt+0x9a50>
  40b440:	cbz	x20, 40b860 <sqrt@plt+0x9da0>
  40b444:	ldr	x8, [x25, w22, sxtw #3]
  40b448:	ldrb	w9, [x8, #1]
  40b44c:	str	x8, [sp, #32]
  40b450:	cmp	w9, #0x2d
  40b454:	b.eq	40b46c <sqrt@plt+0x99ac>  // b.none
  40b458:	ldur	w8, [x29, #-8]
  40b45c:	cbz	w8, 40b860 <sqrt@plt+0x9da0>
  40b460:	ldr	x8, [sp, #32]
  40b464:	ldrb	w8, [x8, #2]
  40b468:	cbz	w8, 40b848 <sqrt@plt+0x9d88>
  40b46c:	str	x26, [sp, #40]
  40b470:	sxtw	x10, w22
  40b474:	mov	x26, x21
  40b478:	ldrb	w8, [x26]
  40b47c:	cbz	w8, 40b668 <sqrt@plt+0x9ba8>
  40b480:	cmp	w8, #0x3d
  40b484:	b.eq	40b668 <sqrt@plt+0x9ba8>  // b.none
  40b488:	add	x26, x26, #0x1
  40b48c:	b	40b478 <sqrt@plt+0x99b8>
  40b490:	mov	w22, #0x1                   	// #1
  40b494:	str	w22, [x19]
  40b498:	stp	w22, w22, [x19, #48]
  40b49c:	str	xzr, [x19, #32]
  40b4a0:	cbz	w6, 40b4ac <sqrt@plt+0x99ec>
  40b4a4:	mov	w8, #0x1                   	// #1
  40b4a8:	b	40b4c0 <sqrt@plt+0x9a00>
  40b4ac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b4b0:	add	x0, x0, #0x8e7
  40b4b4:	bl	4019f0 <getenv@plt>
  40b4b8:	cmp	x0, #0x0
  40b4bc:	cset	w8, ne  // ne = any
  40b4c0:	str	w8, [x19, #44]
  40b4c4:	ldrb	w9, [x24]
  40b4c8:	cmp	w9, #0x2b
  40b4cc:	b.eq	40b4e4 <sqrt@plt+0x9a24>  // b.none
  40b4d0:	cmp	w9, #0x2d
  40b4d4:	b.ne	40b4f0 <sqrt@plt+0x9a30>  // b.any
  40b4d8:	mov	w8, #0x2                   	// #2
  40b4dc:	str	w8, [x19, #40]
  40b4e0:	b	40b4e8 <sqrt@plt+0x9a28>
  40b4e4:	str	wzr, [x19, #40]
  40b4e8:	add	x24, x24, #0x1
  40b4ec:	b	40b504 <sqrt@plt+0x9a44>
  40b4f0:	cbz	w8, 40b4fc <sqrt@plt+0x9a3c>
  40b4f4:	str	wzr, [x19, #40]
  40b4f8:	b	40b504 <sqrt@plt+0x9a44>
  40b4fc:	mov	w8, #0x1                   	// #1
  40b500:	str	w8, [x19, #40]
  40b504:	mov	w8, #0x1                   	// #1
  40b508:	add	x26, x19, #0x20
  40b50c:	str	w8, [x19, #24]
  40b510:	ldr	w21, [x19, #52]
  40b514:	cmp	w21, w22
  40b518:	b.le	40b524 <sqrt@plt+0x9a64>
  40b51c:	mov	w21, w22
  40b520:	str	w22, [x19, #52]
  40b524:	ldr	w8, [x19, #48]
  40b528:	cmp	w8, w22
  40b52c:	b.le	40b538 <sqrt@plt+0x9a78>
  40b530:	mov	w8, w22
  40b534:	str	w22, [x19, #48]
  40b538:	ldr	w9, [x19, #40]
  40b53c:	cmp	w9, #0x1
  40b540:	b.ne	40b5b8 <sqrt@plt+0x9af8>  // b.any
  40b544:	cmp	w8, w21
  40b548:	b.eq	40b568 <sqrt@plt+0x9aa8>  // b.none
  40b54c:	cmp	w21, w22
  40b550:	b.eq	40b568 <sqrt@plt+0x9aa8>  // b.none
  40b554:	mov	x0, x25
  40b558:	mov	x1, x19
  40b55c:	bl	40bdc0 <sqrt@plt+0xa300>
  40b560:	ldr	w22, [x19]
  40b564:	b	40b574 <sqrt@plt+0x9ab4>
  40b568:	cmp	w21, w22
  40b56c:	b.eq	40b574 <sqrt@plt+0x9ab4>  // b.none
  40b570:	str	w22, [x19, #48]
  40b574:	cmp	w22, w23
  40b578:	b.ge	40b5b0 <sqrt@plt+0x9af0>  // b.tcont
  40b57c:	add	x8, x25, w22, sxtw #3
  40b580:	ldr	x9, [x8]
  40b584:	ldrb	w10, [x9]
  40b588:	cmp	w10, #0x2d
  40b58c:	b.ne	40b598 <sqrt@plt+0x9ad8>  // b.any
  40b590:	ldrb	w9, [x9, #1]
  40b594:	cbnz	w9, 40b5b0 <sqrt@plt+0x9af0>
  40b598:	add	w22, w22, #0x1
  40b59c:	cmp	w23, w22
  40b5a0:	add	x8, x8, #0x8
  40b5a4:	str	w22, [x19]
  40b5a8:	b.ne	40b580 <sqrt@plt+0x9ac0>  // b.any
  40b5ac:	mov	w22, w23
  40b5b0:	mov	w21, w22
  40b5b4:	str	w22, [x19, #52]
  40b5b8:	cmp	w22, w23
  40b5bc:	b.eq	40b764 <sqrt@plt+0x9ca4>  // b.none
  40b5c0:	ldr	x0, [x25, w22, sxtw #3]
  40b5c4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40b5c8:	add	x1, x1, #0x1d1
  40b5cc:	bl	401990 <strcmp@plt>
  40b5d0:	cbz	w0, 40b620 <sqrt@plt+0x9b60>
  40b5d4:	cmp	w22, w23
  40b5d8:	b.eq	40b764 <sqrt@plt+0x9ca4>  // b.none
  40b5dc:	sxtw	x8, w22
  40b5e0:	ldr	x8, [x25, x8, lsl #3]
  40b5e4:	ldrb	w9, [x8]
  40b5e8:	cmp	w9, #0x2d
  40b5ec:	b.ne	40b64c <sqrt@plt+0x9b8c>  // b.any
  40b5f0:	mov	x9, x8
  40b5f4:	ldrb	w10, [x9, #1]!
  40b5f8:	cbz	w10, 40b64c <sqrt@plt+0x9b8c>
  40b5fc:	cmp	x20, #0x0
  40b600:	cset	w8, ne  // ne = any
  40b604:	cmp	w10, #0x2d
  40b608:	cset	w10, eq  // eq = none
  40b60c:	and	w8, w8, w10
  40b610:	add	x21, x9, x8
  40b614:	str	x21, [x26]
  40b618:	cbnz	x20, 40b444 <sqrt@plt+0x9984>
  40b61c:	b	40b860 <sqrt@plt+0x9da0>
  40b620:	ldr	w9, [x19, #48]
  40b624:	add	w8, w22, #0x1
  40b628:	str	w8, [x19]
  40b62c:	cmp	w9, w21
  40b630:	b.eq	40b74c <sqrt@plt+0x9c8c>  // b.none
  40b634:	cmp	w21, w8
  40b638:	b.eq	40b74c <sqrt@plt+0x9c8c>  // b.none
  40b63c:	mov	x0, x25
  40b640:	mov	x1, x19
  40b644:	bl	40bdc0 <sqrt@plt+0xa300>
  40b648:	b	40b758 <sqrt@plt+0x9c98>
  40b64c:	ldr	w9, [x19, #40]
  40b650:	cbz	w9, 40b774 <sqrt@plt+0x9cb4>
  40b654:	add	w9, w22, #0x1
  40b658:	str	x8, [x19, #16]
  40b65c:	str	w9, [x19]
  40b660:	mov	w27, #0x1                   	// #1
  40b664:	b	40b778 <sqrt@plt+0x9cb8>
  40b668:	stur	w28, [x29, #-44]
  40b66c:	ldr	x28, [x20]
  40b670:	cbz	x28, 40b7f4 <sqrt@plt+0x9d34>
  40b674:	stur	x27, [x29, #-40]
  40b678:	stp	x24, x25, [sp, #8]
  40b67c:	mov	w25, wzr
  40b680:	sub	x27, x26, x21
  40b684:	mov	w8, #0xffffffff            	// #-1
  40b688:	mov	x24, x20
  40b68c:	str	x10, [sp]
  40b690:	str	w9, [sp, #28]
  40b694:	stur	xzr, [x29, #-16]
  40b698:	stp	w8, wzr, [x29, #-28]
  40b69c:	mov	x0, x28
  40b6a0:	mov	x1, x21
  40b6a4:	mov	x2, x27
  40b6a8:	bl	401890 <strncmp@plt>
  40b6ac:	cbnz	w0, 40b714 <sqrt@plt+0x9c54>
  40b6b0:	mov	x0, x28
  40b6b4:	bl	401750 <strlen@plt>
  40b6b8:	cmp	w27, w0
  40b6bc:	b.eq	40b79c <sqrt@plt+0x9cdc>  // b.none
  40b6c0:	ldur	x10, [x29, #-16]
  40b6c4:	cbz	x10, 40b70c <sqrt@plt+0x9c4c>
  40b6c8:	ldur	w8, [x29, #-8]
  40b6cc:	cbnz	w8, 40b700 <sqrt@plt+0x9c40>
  40b6d0:	ldr	w8, [x10, #8]
  40b6d4:	ldr	w9, [x24, #8]
  40b6d8:	cmp	w8, w9
  40b6dc:	b.ne	40b700 <sqrt@plt+0x9c40>  // b.any
  40b6e0:	ldr	x8, [x10, #16]
  40b6e4:	ldr	x9, [x24, #16]
  40b6e8:	cmp	x8, x9
  40b6ec:	b.ne	40b700 <sqrt@plt+0x9c40>  // b.any
  40b6f0:	ldr	w8, [x10, #24]
  40b6f4:	ldr	w9, [x24, #24]
  40b6f8:	cmp	w8, w9
  40b6fc:	b.eq	40b714 <sqrt@plt+0x9c54>  // b.none
  40b700:	mov	w8, #0x1                   	// #1
  40b704:	stur	w8, [x29, #-24]
  40b708:	b	40b714 <sqrt@plt+0x9c54>
  40b70c:	stur	x24, [x29, #-16]
  40b710:	stur	w25, [x29, #-28]
  40b714:	ldr	x28, [x24, #32]!
  40b718:	add	w25, w25, #0x1
  40b71c:	cbnz	x28, 40b69c <sqrt@plt+0x9bdc>
  40b720:	ldr	x25, [sp, #16]
  40b724:	ldur	w8, [x29, #-24]
  40b728:	cbz	w8, 40b7b4 <sqrt@plt+0x9cf4>
  40b72c:	ldur	w8, [x29, #-44]
  40b730:	cbnz	w8, 40bc1c <sqrt@plt+0xa15c>
  40b734:	mov	x0, x21
  40b738:	bl	401750 <strlen@plt>
  40b73c:	add	x8, x21, x0
  40b740:	add	w9, w22, #0x1
  40b744:	str	wzr, [x19, #8]
  40b748:	b	40ba94 <sqrt@plt+0x9fd4>
  40b74c:	cmp	w9, w21
  40b750:	b.ne	40b758 <sqrt@plt+0x9c98>  // b.any
  40b754:	str	w8, [x19, #48]
  40b758:	str	w23, [x19, #52]
  40b75c:	str	w23, [x19]
  40b760:	mov	w21, w23
  40b764:	ldr	w8, [x19, #48]
  40b768:	cmp	w8, w21
  40b76c:	b.eq	40b774 <sqrt@plt+0x9cb4>  // b.none
  40b770:	str	w8, [x19]
  40b774:	mov	w27, #0xffffffff            	// #-1
  40b778:	mov	w0, w27
  40b77c:	ldp	x20, x19, [sp, #176]
  40b780:	ldp	x22, x21, [sp, #160]
  40b784:	ldp	x24, x23, [sp, #144]
  40b788:	ldp	x26, x25, [sp, #128]
  40b78c:	ldp	x28, x27, [sp, #112]
  40b790:	ldp	x29, x30, [sp, #96]
  40b794:	add	sp, sp, #0xc0
  40b798:	ret
  40b79c:	mov	x28, x24
  40b7a0:	stur	w25, [x29, #-28]
  40b7a4:	ldp	x24, x25, [sp, #8]
  40b7a8:	ldur	x27, [x29, #-40]
  40b7ac:	ldr	x8, [sp]
  40b7b0:	b	40b7c8 <sqrt@plt+0x9d08>
  40b7b4:	ldp	x8, x24, [sp]
  40b7b8:	ldur	x27, [x29, #-40]
  40b7bc:	ldur	x28, [x29, #-16]
  40b7c0:	ldr	w9, [sp, #28]
  40b7c4:	cbz	x28, 40b7f4 <sqrt@plt+0x9d34>
  40b7c8:	add	x8, x8, #0x1
  40b7cc:	str	w8, [x19]
  40b7d0:	ldrb	w10, [x26]
  40b7d4:	ldr	w9, [x28, #8]
  40b7d8:	cbz	w10, 40b920 <sqrt@plt+0x9e60>
  40b7dc:	ldur	w8, [x29, #-44]
  40b7e0:	cbz	w9, 40b98c <sqrt@plt+0x9ecc>
  40b7e4:	ldr	x20, [sp, #40]
  40b7e8:	add	x8, x26, #0x1
  40b7ec:	str	x8, [x19, #16]
  40b7f0:	b	40b948 <sqrt@plt+0x9e88>
  40b7f4:	ldr	x26, [sp, #40]
  40b7f8:	ldur	w28, [x29, #-44]
  40b7fc:	ldur	w8, [x29, #-8]
  40b800:	cbz	w8, 40b824 <sqrt@plt+0x9d64>
  40b804:	cmp	w9, #0x2d
  40b808:	b.eq	40b824 <sqrt@plt+0x9d64>  // b.none
  40b80c:	ldrb	w1, [x21]
  40b810:	mov	x0, x24
  40b814:	str	w9, [sp, #28]
  40b818:	bl	401800 <strchr@plt>
  40b81c:	ldr	w9, [sp, #28]
  40b820:	cbnz	x0, 40b860 <sqrt@plt+0x9da0>
  40b824:	cbnz	w28, 40bbdc <sqrt@plt+0xa11c>
  40b828:	ldr	w8, [x19]
  40b82c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0xdf8>
  40b830:	add	x9, x9, #0x623
  40b834:	str	wzr, [x19, #8]
  40b838:	add	w8, w8, #0x1
  40b83c:	str	x9, [x19, #32]
  40b840:	str	w8, [x19]
  40b844:	b	40ba9c <sqrt@plt+0x9fdc>
  40b848:	mov	x0, x24
  40b84c:	mov	w1, w9
  40b850:	str	w9, [sp, #28]
  40b854:	bl	401800 <strchr@plt>
  40b858:	ldr	w9, [sp, #28]
  40b85c:	cbz	x0, 40b46c <sqrt@plt+0x99ac>
  40b860:	add	x8, x21, #0x1
  40b864:	str	x8, [x26]
  40b868:	stur	x27, [x29, #-40]
  40b86c:	ldrb	w27, [x21]
  40b870:	mov	x0, x24
  40b874:	stur	x8, [x29, #-8]
  40b878:	mov	w1, w27
  40b87c:	bl	401800 <strchr@plt>
  40b880:	ldrb	w8, [x21, #1]
  40b884:	cbnz	w8, 40b890 <sqrt@plt+0x9dd0>
  40b888:	add	w22, w22, #0x1
  40b88c:	str	w22, [x19]
  40b890:	cmp	w27, #0x3a
  40b894:	b.eq	40b8d8 <sqrt@plt+0x9e18>  // b.none
  40b898:	cbz	x0, 40b8d8 <sqrt@plt+0x9e18>
  40b89c:	ldrb	w9, [x0]
  40b8a0:	ldrb	w8, [x0, #1]
  40b8a4:	cmp	w9, #0x57
  40b8a8:	b.ne	40b8e4 <sqrt@plt+0x9e24>  // b.any
  40b8ac:	cmp	w8, #0x3b
  40b8b0:	b.ne	40b8e4 <sqrt@plt+0x9e24>  // b.any
  40b8b4:	ldur	x9, [x29, #-8]
  40b8b8:	ldrb	w8, [x9]
  40b8bc:	cbz	w8, 40b90c <sqrt@plt+0x9e4c>
  40b8c0:	add	w8, w22, #0x1
  40b8c4:	str	x25, [sp, #16]
  40b8c8:	str	x9, [x19, #16]
  40b8cc:	stur	w8, [x29, #-28]
  40b8d0:	str	w8, [x19]
  40b8d4:	b	40b9cc <sqrt@plt+0x9f0c>
  40b8d8:	cbnz	w28, 40baf8 <sqrt@plt+0xa038>
  40b8dc:	str	w27, [x19, #8]
  40b8e0:	b	40ba9c <sqrt@plt+0x9fdc>
  40b8e4:	cmp	w8, #0x3a
  40b8e8:	b.ne	40b778 <sqrt@plt+0x9cb8>  // b.any
  40b8ec:	ldur	x10, [x29, #-8]
  40b8f0:	ldrb	w9, [x0, #2]
  40b8f4:	ldrb	w8, [x10]
  40b8f8:	cmp	w9, #0x3a
  40b8fc:	b.ne	40b974 <sqrt@plt+0x9eb4>  // b.any
  40b900:	cbnz	w8, 40b978 <sqrt@plt+0x9eb8>
  40b904:	str	xzr, [x19, #16]
  40b908:	b	40b984 <sqrt@plt+0x9ec4>
  40b90c:	cmp	w22, w23
  40b910:	b.ne	40b9b4 <sqrt@plt+0x9ef4>  // b.any
  40b914:	cbnz	w28, 40bcf0 <sqrt@plt+0xa230>
  40b918:	str	w27, [x19, #8]
  40b91c:	b	40bbc8 <sqrt@plt+0xa108>
  40b920:	cmp	w9, #0x1
  40b924:	ldr	x20, [sp, #40]
  40b928:	ldur	w9, [x29, #-44]
  40b92c:	b.ne	40b948 <sqrt@plt+0x9e88>  // b.any
  40b930:	cmp	w8, w23
  40b934:	b.ge	40bbac <sqrt@plt+0xa0ec>  // b.tcont
  40b938:	add	w9, w22, #0x2
  40b93c:	str	w9, [x19]
  40b940:	ldr	x8, [x25, x8, lsl #3]
  40b944:	b	40b7ec <sqrt@plt+0x9d2c>
  40b948:	mov	x0, x21
  40b94c:	bl	401750 <strlen@plt>
  40b950:	add	x8, x21, x0
  40b954:	str	x8, [x20]
  40b958:	cbz	x27, 40b964 <sqrt@plt+0x9ea4>
  40b95c:	ldur	w8, [x29, #-28]
  40b960:	str	w8, [x27]
  40b964:	ldr	x8, [x28, #16]
  40b968:	ldr	w27, [x28, #24]
  40b96c:	cbnz	x8, 40bba0 <sqrt@plt+0xa0e0>
  40b970:	b	40b778 <sqrt@plt+0x9cb8>
  40b974:	cbz	w8, 40bb2c <sqrt@plt+0xa06c>
  40b978:	add	w8, w22, #0x1
  40b97c:	str	x10, [x19, #16]
  40b980:	str	w8, [x19]
  40b984:	str	xzr, [x26]
  40b988:	b	40b778 <sqrt@plt+0x9cb8>
  40b98c:	cbnz	w8, 40bcc0 <sqrt@plt+0xa200>
  40b990:	ldr	x20, [x19, #32]
  40b994:	mov	x0, x20
  40b998:	bl	401750 <strlen@plt>
  40b99c:	add	x8, x20, x0
  40b9a0:	str	x8, [x19, #32]
  40b9a4:	ldr	w8, [x28, #24]
  40b9a8:	mov	w27, #0x3f                  	// #63
  40b9ac:	str	w8, [x19, #8]
  40b9b0:	b	40b778 <sqrt@plt+0x9cb8>
  40b9b4:	add	w8, w22, #0x1
  40b9b8:	str	w8, [x19]
  40b9bc:	ldr	x9, [x25, w22, sxtw #3]
  40b9c0:	stur	w8, [x29, #-28]
  40b9c4:	str	x25, [sp, #16]
  40b9c8:	str	x9, [x19, #16]
  40b9cc:	mov	x25, x9
  40b9d0:	str	x9, [x26]
  40b9d4:	ldrb	w21, [x25]
  40b9d8:	cbz	w21, 40b9ec <sqrt@plt+0x9f2c>
  40b9dc:	cmp	w21, #0x3d
  40b9e0:	b.eq	40b9ec <sqrt@plt+0x9f2c>  // b.none
  40b9e4:	add	x25, x25, #0x1
  40b9e8:	b	40b9d4 <sqrt@plt+0x9f14>
  40b9ec:	ldr	x27, [x20]
  40b9f0:	cbz	x27, 40baec <sqrt@plt+0xa02c>
  40b9f4:	str	x26, [sp, #40]
  40b9f8:	sub	x26, x25, x9
  40b9fc:	stur	w28, [x29, #-44]
  40ba00:	str	x24, [sp, #8]
  40ba04:	mov	w24, wzr
  40ba08:	mov	w28, wzr
  40ba0c:	mov	x22, x9
  40ba10:	and	x8, x26, #0xffffffff
  40ba14:	stur	wzr, [x29, #-16]
  40ba18:	stur	xzr, [x29, #-8]
  40ba1c:	stur	x8, [x29, #-24]
  40ba20:	mov	x0, x27
  40ba24:	mov	x1, x22
  40ba28:	mov	x2, x26
  40ba2c:	bl	401890 <strncmp@plt>
  40ba30:	cbnz	w0, 40ba68 <sqrt@plt+0x9fa8>
  40ba34:	mov	x0, x27
  40ba38:	bl	401750 <strlen@plt>
  40ba3c:	ldur	x8, [x29, #-24]
  40ba40:	cmp	x8, x0
  40ba44:	b.eq	40baa4 <sqrt@plt+0x9fe4>  // b.none
  40ba48:	ldur	x8, [x29, #-8]
  40ba4c:	cmp	x8, #0x0
  40ba50:	csel	x8, x20, x8, eq  // eq = none
  40ba54:	stur	x8, [x29, #-8]
  40ba58:	ldur	w8, [x29, #-16]
  40ba5c:	csinc	w28, w28, wzr, eq  // eq = none
  40ba60:	csel	w8, w24, w8, eq  // eq = none
  40ba64:	stur	w8, [x29, #-16]
  40ba68:	ldr	x27, [x20, #32]!
  40ba6c:	add	w24, w24, #0x1
  40ba70:	cbnz	x27, 40ba20 <sqrt@plt+0x9f60>
  40ba74:	cbz	w28, 40bab8 <sqrt@plt+0x9ff8>
  40ba78:	ldur	w8, [x29, #-44]
  40ba7c:	cbnz	w8, 40bc90 <sqrt@plt+0xa1d0>
  40ba80:	ldur	w21, [x29, #-28]
  40ba84:	mov	x0, x22
  40ba88:	bl	401750 <strlen@plt>
  40ba8c:	add	x8, x22, x0
  40ba90:	add	w9, w21, #0x1
  40ba94:	str	x8, [x19, #32]
  40ba98:	str	w9, [x19]
  40ba9c:	mov	w27, #0x3f                  	// #63
  40baa0:	b	40b778 <sqrt@plt+0x9cb8>
  40baa4:	mov	x27, x20
  40baa8:	ldr	x20, [sp, #8]
  40baac:	ldr	x26, [sp, #40]
  40bab0:	ldur	w9, [x29, #-44]
  40bab4:	b	40bad0 <sqrt@plt+0xa010>
  40bab8:	ldr	x20, [sp, #8]
  40babc:	ldr	x26, [sp, #40]
  40bac0:	ldur	w9, [x29, #-44]
  40bac4:	ldur	x27, [x29, #-8]
  40bac8:	ldur	w24, [x29, #-16]
  40bacc:	cbz	x27, 40baec <sqrt@plt+0xa02c>
  40bad0:	ldr	w8, [x27, #8]
  40bad4:	cbz	w21, 40bb50 <sqrt@plt+0xa090>
  40bad8:	ldur	x21, [x29, #-40]
  40badc:	cbz	w8, 40bc04 <sqrt@plt+0xa144>
  40bae0:	add	x8, x25, #0x1
  40bae4:	str	x8, [x19, #16]
  40bae8:	b	40bb7c <sqrt@plt+0xa0bc>
  40baec:	str	xzr, [x26]
  40baf0:	mov	w27, #0x57                  	// #87
  40baf4:	b	40b778 <sqrt@plt+0x9cb8>
  40baf8:	ldr	w8, [x19, #44]
  40bafc:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bb00:	ldr	x0, [x9, #584]
  40bb04:	ldr	x2, [x25]
  40bb08:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bb0c:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bb10:	add	x9, x9, #0x83d
  40bb14:	add	x10, x10, #0x857
  40bb18:	cmp	w8, #0x0
  40bb1c:	csel	x1, x10, x9, eq  // eq = none
  40bb20:	mov	w3, w27
  40bb24:	bl	401760 <fprintf@plt>
  40bb28:	b	40b8dc <sqrt@plt+0x9e1c>
  40bb2c:	cmp	w22, w23
  40bb30:	b.ne	40bc44 <sqrt@plt+0xa184>  // b.any
  40bb34:	cbnz	w28, 40bd74 <sqrt@plt+0xa2b4>
  40bb38:	str	w27, [x19, #8]
  40bb3c:	ldrb	w8, [x24]
  40bb40:	mov	w9, #0x3f                  	// #63
  40bb44:	cmp	w8, #0x3a
  40bb48:	csel	w27, w8, w9, eq  // eq = none
  40bb4c:	b	40b984 <sqrt@plt+0x9ec4>
  40bb50:	ldur	x21, [x29, #-40]
  40bb54:	cmp	w8, #0x1
  40bb58:	b.ne	40bb7c <sqrt@plt+0xa0bc>  // b.any
  40bb5c:	ldur	w10, [x29, #-28]
  40bb60:	cmp	w10, w23
  40bb64:	b.ge	40bc74 <sqrt@plt+0xa1b4>  // b.tcont
  40bb68:	add	w8, w10, #0x1
  40bb6c:	str	w8, [x19]
  40bb70:	ldr	x8, [sp, #16]
  40bb74:	ldr	x8, [x8, w10, sxtw #3]
  40bb78:	b	40bae4 <sqrt@plt+0xa024>
  40bb7c:	mov	x0, x22
  40bb80:	bl	401750 <strlen@plt>
  40bb84:	add	x8, x22, x0
  40bb88:	str	x8, [x26]
  40bb8c:	cbz	x21, 40bb94 <sqrt@plt+0xa0d4>
  40bb90:	str	w24, [x21]
  40bb94:	ldr	x8, [x27, #16]
  40bb98:	ldr	w27, [x27, #24]
  40bb9c:	cbz	x8, 40b778 <sqrt@plt+0x9cb8>
  40bba0:	str	w27, [x8]
  40bba4:	mov	w27, wzr
  40bba8:	b	40b778 <sqrt@plt+0x9cb8>
  40bbac:	cbnz	w9, 40bd28 <sqrt@plt+0xa268>
  40bbb0:	mov	x0, x21
  40bbb4:	bl	401750 <strlen@plt>
  40bbb8:	add	x8, x21, x0
  40bbbc:	str	x8, [x19, #32]
  40bbc0:	ldr	w8, [x28, #24]
  40bbc4:	str	w8, [x19, #8]
  40bbc8:	ldrb	w8, [x24]
  40bbcc:	cmp	w8, #0x3a
  40bbd0:	mov	w9, #0x3f                  	// #63
  40bbd4:	csel	w27, w8, w9, eq  // eq = none
  40bbd8:	b	40b778 <sqrt@plt+0x9cb8>
  40bbdc:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bbe0:	ldr	x0, [x8, #584]
  40bbe4:	ldr	x2, [x25]
  40bbe8:	cmp	w9, #0x2d
  40bbec:	b.ne	40bc58 <sqrt@plt+0xa198>  // b.any
  40bbf0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bbf4:	add	x1, x1, #0x7fd
  40bbf8:	mov	x3, x21
  40bbfc:	bl	401760 <fprintf@plt>
  40bc00:	b	40b828 <sqrt@plt+0x9d68>
  40bc04:	cbnz	w9, 40bd4c <sqrt@plt+0xa28c>
  40bc08:	mov	x0, x22
  40bc0c:	bl	401750 <strlen@plt>
  40bc10:	add	x8, x22, x0
  40bc14:	str	x8, [x26]
  40bc18:	b	40ba9c <sqrt@plt+0x9fdc>
  40bc1c:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc20:	ldr	x0, [x8, #584]
  40bc24:	ldr	x2, [x25]
  40bc28:	ldr	x3, [sp, #32]
  40bc2c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bc30:	add	x1, x1, #0x75f
  40bc34:	bl	401760 <fprintf@plt>
  40bc38:	ldr	x21, [x19, #32]
  40bc3c:	ldr	w22, [x19]
  40bc40:	b	40b734 <sqrt@plt+0x9c74>
  40bc44:	add	w8, w22, #0x1
  40bc48:	str	w8, [x19]
  40bc4c:	ldr	x8, [x25, w22, sxtw #3]
  40bc50:	str	x8, [x19, #16]
  40bc54:	b	40b984 <sqrt@plt+0x9ec4>
  40bc58:	ldr	x8, [sp, #32]
  40bc5c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bc60:	add	x1, x1, #0x81d
  40bc64:	mov	x4, x21
  40bc68:	ldrb	w3, [x8]
  40bc6c:	bl	401760 <fprintf@plt>
  40bc70:	b	40b828 <sqrt@plt+0x9d68>
  40bc74:	cbnz	w9, 40bd94 <sqrt@plt+0xa2d4>
  40bc78:	mov	x0, x22
  40bc7c:	bl	401750 <strlen@plt>
  40bc80:	add	x8, x22, x0
  40bc84:	str	x8, [x26]
  40bc88:	ldrb	w8, [x20]
  40bc8c:	b	40bbcc <sqrt@plt+0xa10c>
  40bc90:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc94:	ldr	x9, [sp, #16]
  40bc98:	ldr	x0, [x8, #584]
  40bc9c:	ldur	w8, [x29, #-28]
  40bca0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bca4:	ldr	x2, [x9]
  40bca8:	add	x1, x1, #0x898
  40bcac:	ldr	x3, [x9, w8, sxtw #3]
  40bcb0:	bl	401760 <fprintf@plt>
  40bcb4:	ldr	x22, [x19, #32]
  40bcb8:	ldr	w21, [x19]
  40bcbc:	b	40ba84 <sqrt@plt+0x9fc4>
  40bcc0:	ldr	x10, [sp, #32]
  40bcc4:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bcc8:	ldr	x0, [x9, #584]
  40bccc:	ldr	x2, [x25]
  40bcd0:	ldrb	w8, [x10, #1]
  40bcd4:	cmp	w8, #0x2d
  40bcd8:	b.ne	40bd10 <sqrt@plt+0xa250>  // b.any
  40bcdc:	ldr	x3, [x28]
  40bce0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bce4:	add	x1, x1, #0x77d
  40bce8:	bl	401760 <fprintf@plt>
  40bcec:	b	40b990 <sqrt@plt+0x9ed0>
  40bcf0:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bcf4:	ldr	x0, [x8, #584]
  40bcf8:	ldr	x2, [x25]
  40bcfc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bd00:	add	x1, x1, #0x871
  40bd04:	mov	w3, w27
  40bd08:	bl	401760 <fprintf@plt>
  40bd0c:	b	40b918 <sqrt@plt+0x9e58>
  40bd10:	ldrb	w3, [x10]
  40bd14:	ldr	x4, [x28]
  40bd18:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bd1c:	add	x1, x1, #0x7aa
  40bd20:	bl	401760 <fprintf@plt>
  40bd24:	b	40b990 <sqrt@plt+0x9ed0>
  40bd28:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd2c:	ldr	x0, [x8, #584]
  40bd30:	ldr	x2, [x25]
  40bd34:	ldr	x3, [sp, #32]
  40bd38:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bd3c:	add	x1, x1, #0x7d7
  40bd40:	bl	401760 <fprintf@plt>
  40bd44:	ldr	x21, [x20]
  40bd48:	b	40bbb0 <sqrt@plt+0xa0f0>
  40bd4c:	ldr	x9, [sp, #16]
  40bd50:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd54:	ldr	x0, [x8, #584]
  40bd58:	ldr	x3, [x27]
  40bd5c:	ldr	x2, [x9]
  40bd60:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bd64:	add	x1, x1, #0x8b9
  40bd68:	bl	401760 <fprintf@plt>
  40bd6c:	ldr	x22, [x26]
  40bd70:	b	40bc08 <sqrt@plt+0xa148>
  40bd74:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd78:	ldr	x0, [x8, #584]
  40bd7c:	ldr	x2, [x25]
  40bd80:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bd84:	add	x1, x1, #0x871
  40bd88:	mov	w3, w27
  40bd8c:	bl	401760 <fprintf@plt>
  40bd90:	b	40bb38 <sqrt@plt+0xa078>
  40bd94:	ldr	x9, [sp, #16]
  40bd98:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd9c:	ldr	x0, [x8, #584]
  40bda0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40bda4:	ldr	x2, [x9]
  40bda8:	add	x9, x9, w10, sxtw #3
  40bdac:	ldur	x3, [x9, #-8]
  40bdb0:	add	x1, x1, #0x7d7
  40bdb4:	bl	401760 <fprintf@plt>
  40bdb8:	ldr	x22, [x26]
  40bdbc:	b	40bc78 <sqrt@plt+0xa1b8>
  40bdc0:	ldp	w9, w11, [x1, #48]
  40bdc4:	ldr	w8, [x1]
  40bdc8:	sxtw	x10, w11
  40bdcc:	cmp	w8, w11
  40bdd0:	b.le	40be6c <sqrt@plt+0xa3ac>
  40bdd4:	cmp	w9, w11
  40bdd8:	b.ge	40be6c <sqrt@plt+0xa3ac>  // b.tcont
  40bddc:	add	x11, x0, x10, lsl #3
  40bde0:	mov	w12, w9
  40bde4:	mov	w13, w8
  40bde8:	sub	w14, w13, w10
  40bdec:	sub	w15, w10, w12
  40bdf0:	cmp	w14, w15
  40bdf4:	b.le	40be2c <sqrt@plt+0xa36c>
  40bdf8:	cmp	w15, #0x1
  40bdfc:	sub	w13, w13, w15
  40be00:	b.lt	40be5c <sqrt@plt+0xa39c>  // b.tstop
  40be04:	mov	w14, w15
  40be08:	add	x15, x0, w13, sxtw #3
  40be0c:	add	x16, x0, w12, sxtw #3
  40be10:	ldr	x17, [x15]
  40be14:	ldr	x18, [x16]
  40be18:	subs	x14, x14, #0x1
  40be1c:	str	x17, [x16], #8
  40be20:	str	x18, [x15], #8
  40be24:	b.ne	40be10 <sqrt@plt+0xa350>  // b.any
  40be28:	b	40be5c <sqrt@plt+0xa39c>
  40be2c:	cmp	w14, #0x1
  40be30:	b.lt	40be58 <sqrt@plt+0xa398>  // b.tstop
  40be34:	sub	w15, w13, w10
  40be38:	add	x16, x0, w12, sxtw #3
  40be3c:	mov	x17, x11
  40be40:	ldr	x18, [x17]
  40be44:	ldr	x2, [x16]
  40be48:	subs	x15, x15, #0x1
  40be4c:	str	x18, [x16], #8
  40be50:	str	x2, [x17], #8
  40be54:	b.ne	40be40 <sqrt@plt+0xa380>  // b.any
  40be58:	add	w12, w12, w14
  40be5c:	cmp	w13, w10
  40be60:	b.le	40be6c <sqrt@plt+0xa3ac>
  40be64:	cmp	w10, w12
  40be68:	b.gt	40bde8 <sqrt@plt+0xa328>
  40be6c:	sub	w9, w9, w10
  40be70:	add	w9, w9, w8
  40be74:	stp	w9, w8, [x1, #48]
  40be78:	ret
  40be7c:	stp	x29, x30, [sp, #-32]!
  40be80:	stp	x20, x19, [sp, #16]
  40be84:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  40be88:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  40be8c:	ldr	w9, [x20, #1552]
  40be90:	ldr	w8, [x8, #1556]
  40be94:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be98:	add	x19, x19, #0xfa8
  40be9c:	mov	x7, x19
  40bea0:	mov	x29, sp
  40bea4:	stp	w9, w8, [x19]
  40bea8:	bl	40b3c0 <sqrt@plt+0x9900>
  40beac:	ldr	w8, [x19]
  40beb0:	ldr	x9, [x19, #16]
  40beb4:	ldr	w11, [x19, #8]
  40beb8:	adrp	x10, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40bebc:	str	w8, [x20, #1552]
  40bec0:	ldp	x20, x19, [sp, #16]
  40bec4:	adrp	x12, 423000 <_Znam@GLIBCXX_3.4>
  40bec8:	str	x9, [x10, #1136]
  40becc:	str	w11, [x12, #1560]
  40bed0:	ldp	x29, x30, [sp], #32
  40bed4:	ret
  40bed8:	stp	x29, x30, [sp, #-32]!
  40bedc:	stp	x20, x19, [sp, #16]
  40bee0:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  40bee4:	adrp	x8, 423000 <_Znam@GLIBCXX_3.4>
  40bee8:	ldr	w9, [x20, #1552]
  40beec:	ldr	w8, [x8, #1556]
  40bef0:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bef4:	add	x19, x19, #0xfa8
  40bef8:	mov	w6, #0x1                   	// #1
  40befc:	mov	x3, xzr
  40bf00:	mov	x4, xzr
  40bf04:	mov	w5, wzr
  40bf08:	mov	x7, x19
  40bf0c:	mov	x29, sp
  40bf10:	stp	w9, w8, [x19]
  40bf14:	bl	40b3c0 <sqrt@plt+0x9900>
  40bf18:	ldr	w8, [x19]
  40bf1c:	ldr	x9, [x19, #16]
  40bf20:	ldr	w11, [x19, #8]
  40bf24:	adrp	x10, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40bf28:	str	w8, [x20, #1552]
  40bf2c:	ldp	x20, x19, [sp, #16]
  40bf30:	adrp	x12, 423000 <_Znam@GLIBCXX_3.4>
  40bf34:	str	x9, [x10, #1136]
  40bf38:	str	w11, [x12, #1560]
  40bf3c:	ldp	x29, x30, [sp], #32
  40bf40:	ret
  40bf44:	mov	w5, wzr
  40bf48:	mov	w6, wzr
  40bf4c:	b	40be7c <sqrt@plt+0xa3bc>
  40bf50:	mov	x7, x5
  40bf54:	mov	w5, wzr
  40bf58:	mov	w6, wzr
  40bf5c:	b	40b3c0 <sqrt@plt+0x9900>
  40bf60:	mov	w5, #0x1                   	// #1
  40bf64:	mov	w6, wzr
  40bf68:	b	40be7c <sqrt@plt+0xa3bc>
  40bf6c:	mov	x7, x5
  40bf70:	mov	w5, #0x1                   	// #1
  40bf74:	mov	w6, wzr
  40bf78:	b	40b3c0 <sqrt@plt+0x9900>
  40bf7c:	stp	xzr, xzr, [x0]
  40bf80:	ret
  40bf84:	stp	x29, x30, [sp, #-32]!
  40bf88:	stp	x20, x19, [sp, #16]
  40bf8c:	mov	x29, sp
  40bf90:	mov	w8, #0x11                  	// #17
  40bf94:	mov	x19, x0
  40bf98:	str	w8, [x0, #8]
  40bf9c:	mov	w0, #0x110                 	// #272
  40bfa0:	bl	4016e0 <_Znam@plt>
  40bfa4:	mov	w2, #0x110                 	// #272
  40bfa8:	mov	w1, wzr
  40bfac:	mov	x20, x0
  40bfb0:	bl	4017f0 <memset@plt>
  40bfb4:	str	x20, [x19]
  40bfb8:	str	wzr, [x19, #12]
  40bfbc:	ldp	x20, x19, [sp, #16]
  40bfc0:	ldp	x29, x30, [sp], #32
  40bfc4:	ret
  40bfc8:	stp	x29, x30, [sp, #-48]!
  40bfcc:	stp	x20, x19, [sp, #32]
  40bfd0:	mov	x19, x0
  40bfd4:	ldr	w8, [x0, #8]
  40bfd8:	ldr	x0, [x0]
  40bfdc:	str	x21, [sp, #16]
  40bfe0:	mov	x29, sp
  40bfe4:	cbz	w8, 40c010 <sqrt@plt+0xa550>
  40bfe8:	mov	x20, xzr
  40bfec:	mov	x21, xzr
  40bff0:	ldr	x0, [x0, x20]
  40bff4:	bl	4017e0 <free@plt>
  40bff8:	ldr	w8, [x19, #8]
  40bffc:	ldr	x0, [x19]
  40c000:	add	x21, x21, #0x1
  40c004:	add	x20, x20, #0x10
  40c008:	cmp	x21, x8
  40c00c:	b.cc	40bff0 <sqrt@plt+0xa530>  // b.lo, b.ul, b.last
  40c010:	cbz	x0, 40c024 <sqrt@plt+0xa564>
  40c014:	ldp	x20, x19, [sp, #32]
  40c018:	ldr	x21, [sp, #16]
  40c01c:	ldp	x29, x30, [sp], #48
  40c020:	b	401950 <_ZdaPv@plt>
  40c024:	ldp	x20, x19, [sp, #32]
  40c028:	ldr	x21, [sp, #16]
  40c02c:	ldp	x29, x30, [sp], #48
  40c030:	ret
  40c034:	stp	x29, x30, [sp, #-96]!
  40c038:	stp	x28, x27, [sp, #16]
  40c03c:	stp	x26, x25, [sp, #32]
  40c040:	stp	x24, x23, [sp, #48]
  40c044:	stp	x22, x21, [sp, #64]
  40c048:	stp	x20, x19, [sp, #80]
  40c04c:	mov	x29, sp
  40c050:	mov	x19, x2
  40c054:	mov	x21, x1
  40c058:	mov	x20, x0
  40c05c:	cbnz	x1, 40c070 <sqrt@plt+0xa5b0>
  40c060:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40c064:	add	x1, x1, #0x8f7
  40c068:	mov	w0, #0x1f                  	// #31
  40c06c:	bl	40720c <sqrt@plt+0x574c>
  40c070:	mov	x0, x21
  40c074:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c078:	ldr	w24, [x20, #8]
  40c07c:	ldr	x22, [x20]
  40c080:	mov	x23, x0
  40c084:	udiv	x8, x0, x24
  40c088:	msub	x27, x8, x24, x0
  40c08c:	lsl	x8, x27, #4
  40c090:	ldr	x25, [x22, x8]
  40c094:	cbz	x25, 40c0e0 <sqrt@plt+0xa620>
  40c098:	mov	x0, x25
  40c09c:	mov	x1, x21
  40c0a0:	bl	401990 <strcmp@plt>
  40c0a4:	cbz	w0, 40c0d4 <sqrt@plt+0xa614>
  40c0a8:	cmp	w27, #0x0
  40c0ac:	csel	w8, w24, w27, eq  // eq = none
  40c0b0:	sub	w27, w8, #0x1
  40c0b4:	lsl	x8, x27, #4
  40c0b8:	ldr	x25, [x22, x8]
  40c0bc:	cbz	x25, 40c0e0 <sqrt@plt+0xa620>
  40c0c0:	mov	x0, x25
  40c0c4:	mov	x1, x21
  40c0c8:	bl	401990 <strcmp@plt>
  40c0cc:	cbnz	w0, 40c0a8 <sqrt@plt+0xa5e8>
  40c0d0:	mov	w27, w27
  40c0d4:	add	x8, x22, x27, lsl #4
  40c0d8:	str	x19, [x8, #8]
  40c0dc:	b	40c228 <sqrt@plt+0xa768>
  40c0e0:	cbz	x19, 40c1e0 <sqrt@plt+0xa720>
  40c0e4:	ldr	w8, [x20, #12]
  40c0e8:	cmp	w24, w8, lsl #2
  40c0ec:	b.hi	40c1f4 <sqrt@plt+0xa734>  // b.pmore
  40c0f0:	mov	w0, w24
  40c0f4:	bl	40d50c <_ZdlPvm@@Base+0x304>
  40c0f8:	mov	w28, w0
  40c0fc:	lsl	x27, x28, #4
  40c100:	mov	w25, w0
  40c104:	str	w0, [x20, #8]
  40c108:	mov	x0, x27
  40c10c:	bl	4016e0 <_Znam@plt>
  40c110:	mov	x26, x0
  40c114:	cbz	w25, 40c128 <sqrt@plt+0xa668>
  40c118:	mov	x0, x26
  40c11c:	mov	w1, wzr
  40c120:	mov	x2, x27
  40c124:	bl	4017f0 <memset@plt>
  40c128:	str	x26, [x20]
  40c12c:	cbz	w24, 40c1bc <sqrt@plt+0xa6fc>
  40c130:	mov	x25, xzr
  40c134:	add	x26, x22, x25, lsl #4
  40c138:	ldr	x0, [x26]
  40c13c:	cbz	x0, 40c1a4 <sqrt@plt+0xa6e4>
  40c140:	mov	x27, x26
  40c144:	ldr	x8, [x27, #8]!
  40c148:	cbz	x8, 40c1a0 <sqrt@plt+0xa6e0>
  40c14c:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c150:	ldr	w10, [x20, #8]
  40c154:	ldr	x8, [x20]
  40c158:	udiv	x9, x0, x10
  40c15c:	msub	x9, x9, x10, x0
  40c160:	add	x11, x8, x9, lsl #4
  40c164:	ldr	x12, [x11]
  40c168:	cbz	x12, 40c188 <sqrt@plt+0xa6c8>
  40c16c:	cmp	w9, #0x0
  40c170:	csel	w9, w10, w9, eq  // eq = none
  40c174:	sub	w9, w9, #0x1
  40c178:	add	x11, x8, w9, uxtw #4
  40c17c:	ldr	x12, [x11]
  40c180:	cbnz	x12, 40c16c <sqrt@plt+0xa6ac>
  40c184:	mov	w9, w9
  40c188:	ldr	x10, [x26]
  40c18c:	add	x8, x8, x9, lsl #4
  40c190:	str	x10, [x11]
  40c194:	ldr	x10, [x27]
  40c198:	str	x10, [x8, #8]
  40c19c:	b	40c1a4 <sqrt@plt+0xa6e4>
  40c1a0:	bl	4017e0 <free@plt>
  40c1a4:	add	x25, x25, #0x1
  40c1a8:	cmp	x25, x24
  40c1ac:	b.ne	40c134 <sqrt@plt+0xa674>  // b.any
  40c1b0:	ldr	w28, [x20, #8]
  40c1b4:	ldr	x26, [x20]
  40c1b8:	mov	w25, w28
  40c1bc:	udiv	x8, x23, x28
  40c1c0:	msub	x27, x8, x28, x23
  40c1c4:	lsl	x8, x27, #4
  40c1c8:	ldr	x8, [x26, x8]
  40c1cc:	cbz	x8, 40c1e8 <sqrt@plt+0xa728>
  40c1d0:	cmp	w27, #0x0
  40c1d4:	csel	w8, w25, w27, eq  // eq = none
  40c1d8:	sub	w27, w8, #0x1
  40c1dc:	b	40c1c4 <sqrt@plt+0xa704>
  40c1e0:	mov	x25, xzr
  40c1e4:	b	40c228 <sqrt@plt+0xa768>
  40c1e8:	cbz	x22, 40c1f4 <sqrt@plt+0xa734>
  40c1ec:	mov	x0, x22
  40c1f0:	bl	401950 <_ZdaPv@plt>
  40c1f4:	mov	x0, x21
  40c1f8:	bl	401750 <strlen@plt>
  40c1fc:	add	x0, x0, #0x1
  40c200:	bl	4019b0 <malloc@plt>
  40c204:	mov	x1, x21
  40c208:	mov	x25, x0
  40c20c:	bl	401820 <strcpy@plt>
  40c210:	ldr	x8, [x20]
  40c214:	add	x8, x8, w27, uxtw #4
  40c218:	stp	x0, x19, [x8]
  40c21c:	ldr	w8, [x20, #12]
  40c220:	add	w8, w8, #0x1
  40c224:	str	w8, [x20, #12]
  40c228:	mov	x0, x25
  40c22c:	ldp	x20, x19, [sp, #80]
  40c230:	ldp	x22, x21, [sp, #64]
  40c234:	ldp	x24, x23, [sp, #48]
  40c238:	ldp	x26, x25, [sp, #32]
  40c23c:	ldp	x28, x27, [sp, #16]
  40c240:	ldp	x29, x30, [sp], #96
  40c244:	ret
  40c248:	stp	x29, x30, [sp, #-48]!
  40c24c:	stp	x22, x21, [sp, #16]
  40c250:	stp	x20, x19, [sp, #32]
  40c254:	mov	x29, sp
  40c258:	mov	x19, x1
  40c25c:	mov	x20, x0
  40c260:	cbnz	x1, 40c274 <sqrt@plt+0xa7b4>
  40c264:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40c268:	add	x1, x1, #0x8f7
  40c26c:	mov	w0, #0x1f                  	// #31
  40c270:	bl	40720c <sqrt@plt+0x574c>
  40c274:	mov	x0, x19
  40c278:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c27c:	ldr	w22, [x20, #8]
  40c280:	ldr	x20, [x20]
  40c284:	udiv	x8, x0, x22
  40c288:	msub	x21, x8, x22, x0
  40c28c:	lsl	x8, x21, #4
  40c290:	ldr	x0, [x20, x8]
  40c294:	cbz	x0, 40c2d4 <sqrt@plt+0xa814>
  40c298:	mov	x1, x19
  40c29c:	bl	401990 <strcmp@plt>
  40c2a0:	cbz	w0, 40c2cc <sqrt@plt+0xa80c>
  40c2a4:	cmp	w21, #0x0
  40c2a8:	csel	w8, w22, w21, eq  // eq = none
  40c2ac:	sub	w21, w8, #0x1
  40c2b0:	lsl	x8, x21, #4
  40c2b4:	ldr	x0, [x20, x8]
  40c2b8:	cbz	x0, 40c2d4 <sqrt@plt+0xa814>
  40c2bc:	mov	x1, x19
  40c2c0:	bl	401990 <strcmp@plt>
  40c2c4:	cbnz	w0, 40c2a4 <sqrt@plt+0xa7e4>
  40c2c8:	mov	w21, w21
  40c2cc:	add	x8, x20, x21, lsl #4
  40c2d0:	ldr	x0, [x8, #8]
  40c2d4:	ldp	x20, x19, [sp, #32]
  40c2d8:	ldp	x22, x21, [sp, #16]
  40c2dc:	ldp	x29, x30, [sp], #48
  40c2e0:	ret
  40c2e4:	stp	x29, x30, [sp, #-80]!
  40c2e8:	str	x25, [sp, #16]
  40c2ec:	stp	x24, x23, [sp, #32]
  40c2f0:	stp	x22, x21, [sp, #48]
  40c2f4:	stp	x20, x19, [sp, #64]
  40c2f8:	mov	x29, sp
  40c2fc:	ldr	x21, [x1]
  40c300:	mov	x19, x1
  40c304:	mov	x20, x0
  40c308:	cbnz	x21, 40c31c <sqrt@plt+0xa85c>
  40c30c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40c310:	add	x1, x1, #0x8f7
  40c314:	mov	w0, #0x1f                  	// #31
  40c318:	bl	40720c <sqrt@plt+0x574c>
  40c31c:	mov	x0, x21
  40c320:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c324:	ldr	w24, [x20, #8]
  40c328:	ldr	x25, [x20]
  40c32c:	udiv	x8, x0, x24
  40c330:	msub	x23, x8, x24, x0
  40c334:	lsl	x8, x23, #4
  40c338:	ldr	x22, [x25, x8]
  40c33c:	cbz	x22, 40c390 <sqrt@plt+0xa8d0>
  40c340:	mov	x0, x22
  40c344:	mov	x1, x21
  40c348:	bl	401990 <strcmp@plt>
  40c34c:	cbz	w0, 40c37c <sqrt@plt+0xa8bc>
  40c350:	cmp	w23, #0x0
  40c354:	csel	w8, w24, w23, eq  // eq = none
  40c358:	sub	w23, w8, #0x1
  40c35c:	lsl	x8, x23, #4
  40c360:	ldr	x22, [x25, x8]
  40c364:	cbz	x22, 40c390 <sqrt@plt+0xa8d0>
  40c368:	mov	x0, x22
  40c36c:	mov	x1, x21
  40c370:	bl	401990 <strcmp@plt>
  40c374:	cbnz	w0, 40c350 <sqrt@plt+0xa890>
  40c378:	mov	w23, w23
  40c37c:	str	x22, [x19]
  40c380:	ldr	x8, [x20]
  40c384:	add	x8, x8, x23, lsl #4
  40c388:	ldr	x0, [x8, #8]
  40c38c:	b	40c394 <sqrt@plt+0xa8d4>
  40c390:	mov	x0, xzr
  40c394:	ldp	x20, x19, [sp, #64]
  40c398:	ldp	x22, x21, [sp, #48]
  40c39c:	ldp	x24, x23, [sp, #32]
  40c3a0:	ldr	x25, [sp, #16]
  40c3a4:	ldp	x29, x30, [sp], #80
  40c3a8:	ret
  40c3ac:	str	x1, [x0]
  40c3b0:	str	wzr, [x0, #8]
  40c3b4:	ret
  40c3b8:	ldr	x10, [x0]
  40c3bc:	ldr	w8, [x0, #8]
  40c3c0:	ldr	w9, [x10, #8]
  40c3c4:	cmp	w8, w9
  40c3c8:	b.cs	40c3f0 <sqrt@plt+0xa930>  // b.hs, b.nlast
  40c3cc:	ldr	x10, [x10]
  40c3d0:	add	x11, x10, x8, lsl #4
  40c3d4:	ldr	x12, [x11]
  40c3d8:	cbnz	x12, 40c3f8 <sqrt@plt+0xa938>
  40c3dc:	add	x8, x8, #0x1
  40c3e0:	cmp	w9, w8
  40c3e4:	add	x11, x11, #0x10
  40c3e8:	str	w8, [x0, #8]
  40c3ec:	b.ne	40c3d4 <sqrt@plt+0xa914>  // b.any
  40c3f0:	mov	w0, wzr
  40c3f4:	ret
  40c3f8:	str	x12, [x1]
  40c3fc:	add	x9, x10, w8, uxtw #4
  40c400:	ldr	x9, [x9, #8]
  40c404:	add	w8, w8, #0x1
  40c408:	str	x9, [x2]
  40c40c:	str	w8, [x0, #8]
  40c410:	mov	w0, #0x1                   	// #1
  40c414:	ret
  40c418:	stp	x29, x30, [sp, #-48]!
  40c41c:	str	x21, [sp, #16]
  40c420:	stp	x20, x19, [sp, #32]
  40c424:	mov	x29, sp
  40c428:	adrp	x21, 423000 <_Znam@GLIBCXX_3.4>
  40c42c:	adrp	x19, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c430:	mov	x20, #0xffffffffffffe500    	// #-6912
  40c434:	add	x21, x21, #0x620
  40c438:	add	x19, x19, #0xfe0
  40c43c:	mov	w0, #0x8                   	// #8
  40c440:	bl	4016e0 <_Znam@plt>
  40c444:	add	x8, x21, x20
  40c448:	ldr	x9, [x8, #6920]
  40c44c:	ldr	x1, [x8, #6912]
  40c450:	mov	x2, x0
  40c454:	str	x9, [x0]
  40c458:	mov	x0, x19
  40c45c:	bl	40c034 <sqrt@plt+0xa574>
  40c460:	adds	x20, x20, #0x10
  40c464:	b.ne	40c43c <sqrt@plt+0xa97c>  // b.any
  40c468:	ldp	x20, x19, [sp, #32]
  40c46c:	ldr	x21, [sp, #16]
  40c470:	ldp	x29, x30, [sp], #48
  40c474:	ret
  40c478:	stp	x29, x30, [sp, #-16]!
  40c47c:	mov	x29, sp
  40c480:	mov	x1, x0
  40c484:	adrp	x0, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c488:	add	x0, x0, #0xfe0
  40c48c:	bl	40c248 <sqrt@plt+0xa788>
  40c490:	cbz	x0, 40c498 <sqrt@plt+0xa9d8>
  40c494:	ldr	x0, [x0]
  40c498:	ldp	x29, x30, [sp], #16
  40c49c:	ret
  40c4a0:	mov	w8, w0
  40c4a4:	tbnz	w0, #31, 40c4ec <sqrt@plt+0xaa2c>
  40c4a8:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40c4ac:	mov	w9, #0x6667                	// #26215
  40c4b0:	add	x0, x0, #0x4
  40c4b4:	movk	w9, #0x6666, lsl #16
  40c4b8:	mov	w10, #0xa                   	// #10
  40c4bc:	smull	x11, w8, w9
  40c4c0:	lsr	x13, x11, #63
  40c4c4:	asr	x11, x11, #34
  40c4c8:	add	w11, w11, w13
  40c4cc:	add	w12, w8, #0x9
  40c4d0:	msub	w8, w11, w10, w8
  40c4d4:	add	w8, w8, #0x30
  40c4d8:	cmp	w12, #0x12
  40c4dc:	strb	w8, [x0, #-1]!
  40c4e0:	mov	w8, w11
  40c4e4:	b.hi	40c4bc <sqrt@plt+0xa9fc>  // b.pmore
  40c4e8:	ret
  40c4ec:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40c4f0:	mov	w9, #0x6667                	// #26215
  40c4f4:	add	x0, x0, #0x3
  40c4f8:	movk	w9, #0x6666, lsl #16
  40c4fc:	mov	w10, #0xa                   	// #10
  40c500:	smull	x11, w8, w9
  40c504:	lsr	x13, x11, #63
  40c508:	asr	x11, x11, #34
  40c50c:	neg	w12, w8
  40c510:	add	w11, w11, w13
  40c514:	madd	w12, w11, w10, w12
  40c518:	add	w8, w8, #0x9
  40c51c:	add	w12, w12, #0x30
  40c520:	cmp	w8, #0x12
  40c524:	strb	w12, [x0], #-1
  40c528:	mov	w8, w11
  40c52c:	b.hi	40c500 <sqrt@plt+0xaa40>  // b.pmore
  40c530:	mov	w8, #0x2d                  	// #45
  40c534:	strb	w8, [x0]
  40c538:	ret
  40c53c:	mov	w8, w0
  40c540:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40c544:	mov	w9, #0xcccd                	// #52429
  40c548:	add	x0, x0, #0x19
  40c54c:	movk	w9, #0xcccc, lsl #16
  40c550:	mov	w10, #0xa                   	// #10
  40c554:	umull	x11, w8, w9
  40c558:	lsr	x11, x11, #35
  40c55c:	msub	w12, w11, w10, w8
  40c560:	orr	w12, w12, #0x30
  40c564:	cmp	w8, #0x9
  40c568:	strb	w12, [x0, #-1]!
  40c56c:	mov	w8, w11
  40c570:	b.hi	40c554 <sqrt@plt+0xaa94>  // b.pmore
  40c574:	ret
  40c578:	stp	xzr, xzr, [x0]
  40c57c:	ret
  40c580:	stp	x29, x30, [sp, #-32]!
  40c584:	stp	x20, x19, [sp, #16]
  40c588:	mov	x29, sp
  40c58c:	mov	w8, #0x11                  	// #17
  40c590:	mov	x19, x0
  40c594:	str	w8, [x0, #8]
  40c598:	mov	w0, #0x110                 	// #272
  40c59c:	bl	4016e0 <_Znam@plt>
  40c5a0:	mov	w2, #0x110                 	// #272
  40c5a4:	mov	w1, wzr
  40c5a8:	mov	x20, x0
  40c5ac:	bl	4017f0 <memset@plt>
  40c5b0:	str	x20, [x19]
  40c5b4:	str	wzr, [x19, #12]
  40c5b8:	ldp	x20, x19, [sp, #16]
  40c5bc:	ldp	x29, x30, [sp], #32
  40c5c0:	ret
  40c5c4:	stp	x29, x30, [sp, #-48]!
  40c5c8:	stp	x20, x19, [sp, #32]
  40c5cc:	mov	x19, x0
  40c5d0:	ldr	w8, [x0, #8]
  40c5d4:	ldr	x0, [x0]
  40c5d8:	str	x21, [sp, #16]
  40c5dc:	mov	x29, sp
  40c5e0:	cbz	w8, 40c60c <sqrt@plt+0xab4c>
  40c5e4:	mov	x20, xzr
  40c5e8:	mov	x21, xzr
  40c5ec:	ldr	x0, [x0, x20]
  40c5f0:	bl	4017e0 <free@plt>
  40c5f4:	ldr	w8, [x19, #8]
  40c5f8:	ldr	x0, [x19]
  40c5fc:	add	x21, x21, #0x1
  40c600:	add	x20, x20, #0x10
  40c604:	cmp	x21, x8
  40c608:	b.cc	40c5ec <sqrt@plt+0xab2c>  // b.lo, b.ul, b.last
  40c60c:	cbz	x0, 40c620 <sqrt@plt+0xab60>
  40c610:	ldp	x20, x19, [sp, #32]
  40c614:	ldr	x21, [sp, #16]
  40c618:	ldp	x29, x30, [sp], #48
  40c61c:	b	401950 <_ZdaPv@plt>
  40c620:	ldp	x20, x19, [sp, #32]
  40c624:	ldr	x21, [sp, #16]
  40c628:	ldp	x29, x30, [sp], #48
  40c62c:	ret
  40c630:	stp	x29, x30, [sp, #-96]!
  40c634:	stp	x28, x27, [sp, #16]
  40c638:	stp	x26, x25, [sp, #32]
  40c63c:	stp	x24, x23, [sp, #48]
  40c640:	stp	x22, x21, [sp, #64]
  40c644:	stp	x20, x19, [sp, #80]
  40c648:	mov	x29, sp
  40c64c:	mov	x19, x2
  40c650:	mov	x21, x1
  40c654:	mov	x20, x0
  40c658:	cbnz	x1, 40c66c <sqrt@plt+0xabac>
  40c65c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40c660:	add	x1, x1, #0x565
  40c664:	mov	w0, #0x28                  	// #40
  40c668:	bl	40720c <sqrt@plt+0x574c>
  40c66c:	mov	x0, x21
  40c670:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c674:	ldr	w24, [x20, #8]
  40c678:	ldr	x22, [x20]
  40c67c:	mov	x23, x0
  40c680:	udiv	x8, x0, x24
  40c684:	msub	x27, x8, x24, x0
  40c688:	lsl	x8, x27, #4
  40c68c:	ldr	x25, [x22, x8]
  40c690:	cbz	x25, 40c6dc <sqrt@plt+0xac1c>
  40c694:	mov	x0, x25
  40c698:	mov	x1, x21
  40c69c:	bl	401990 <strcmp@plt>
  40c6a0:	cbz	w0, 40c6d0 <sqrt@plt+0xac10>
  40c6a4:	cmp	w27, #0x0
  40c6a8:	csel	w8, w24, w27, eq  // eq = none
  40c6ac:	sub	w27, w8, #0x1
  40c6b0:	lsl	x8, x27, #4
  40c6b4:	ldr	x25, [x22, x8]
  40c6b8:	cbz	x25, 40c6dc <sqrt@plt+0xac1c>
  40c6bc:	mov	x0, x25
  40c6c0:	mov	x1, x21
  40c6c4:	bl	401990 <strcmp@plt>
  40c6c8:	cbnz	w0, 40c6a4 <sqrt@plt+0xabe4>
  40c6cc:	mov	w27, w27
  40c6d0:	add	x8, x22, x27, lsl #4
  40c6d4:	str	x19, [x8, #8]
  40c6d8:	b	40c824 <sqrt@plt+0xad64>
  40c6dc:	cbz	x19, 40c7dc <sqrt@plt+0xad1c>
  40c6e0:	ldr	w8, [x20, #12]
  40c6e4:	cmp	w24, w8, lsl #2
  40c6e8:	b.hi	40c7f0 <sqrt@plt+0xad30>  // b.pmore
  40c6ec:	mov	w0, w24
  40c6f0:	bl	40d50c <_ZdlPvm@@Base+0x304>
  40c6f4:	mov	w28, w0
  40c6f8:	lsl	x27, x28, #4
  40c6fc:	mov	w25, w0
  40c700:	str	w0, [x20, #8]
  40c704:	mov	x0, x27
  40c708:	bl	4016e0 <_Znam@plt>
  40c70c:	mov	x26, x0
  40c710:	cbz	w25, 40c724 <sqrt@plt+0xac64>
  40c714:	mov	x0, x26
  40c718:	mov	w1, wzr
  40c71c:	mov	x2, x27
  40c720:	bl	4017f0 <memset@plt>
  40c724:	str	x26, [x20]
  40c728:	cbz	w24, 40c7b8 <sqrt@plt+0xacf8>
  40c72c:	mov	x25, xzr
  40c730:	add	x26, x22, x25, lsl #4
  40c734:	ldr	x0, [x26]
  40c738:	cbz	x0, 40c7a0 <sqrt@plt+0xace0>
  40c73c:	mov	x27, x26
  40c740:	ldr	x8, [x27, #8]!
  40c744:	cbz	x8, 40c79c <sqrt@plt+0xacdc>
  40c748:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c74c:	ldr	w10, [x20, #8]
  40c750:	ldr	x8, [x20]
  40c754:	udiv	x9, x0, x10
  40c758:	msub	x9, x9, x10, x0
  40c75c:	add	x11, x8, x9, lsl #4
  40c760:	ldr	x12, [x11]
  40c764:	cbz	x12, 40c784 <sqrt@plt+0xacc4>
  40c768:	cmp	w9, #0x0
  40c76c:	csel	w9, w10, w9, eq  // eq = none
  40c770:	sub	w9, w9, #0x1
  40c774:	add	x11, x8, w9, uxtw #4
  40c778:	ldr	x12, [x11]
  40c77c:	cbnz	x12, 40c768 <sqrt@plt+0xaca8>
  40c780:	mov	w9, w9
  40c784:	ldr	x10, [x26]
  40c788:	add	x8, x8, x9, lsl #4
  40c78c:	str	x10, [x11]
  40c790:	ldr	x10, [x27]
  40c794:	str	x10, [x8, #8]
  40c798:	b	40c7a0 <sqrt@plt+0xace0>
  40c79c:	bl	4017e0 <free@plt>
  40c7a0:	add	x25, x25, #0x1
  40c7a4:	cmp	x25, x24
  40c7a8:	b.ne	40c730 <sqrt@plt+0xac70>  // b.any
  40c7ac:	ldr	w28, [x20, #8]
  40c7b0:	ldr	x26, [x20]
  40c7b4:	mov	w25, w28
  40c7b8:	udiv	x8, x23, x28
  40c7bc:	msub	x27, x8, x28, x23
  40c7c0:	lsl	x8, x27, #4
  40c7c4:	ldr	x8, [x26, x8]
  40c7c8:	cbz	x8, 40c7e4 <sqrt@plt+0xad24>
  40c7cc:	cmp	w27, #0x0
  40c7d0:	csel	w8, w25, w27, eq  // eq = none
  40c7d4:	sub	w27, w8, #0x1
  40c7d8:	b	40c7c0 <sqrt@plt+0xad00>
  40c7dc:	mov	x25, xzr
  40c7e0:	b	40c824 <sqrt@plt+0xad64>
  40c7e4:	cbz	x22, 40c7f0 <sqrt@plt+0xad30>
  40c7e8:	mov	x0, x22
  40c7ec:	bl	401950 <_ZdaPv@plt>
  40c7f0:	mov	x0, x21
  40c7f4:	bl	401750 <strlen@plt>
  40c7f8:	add	x0, x0, #0x1
  40c7fc:	bl	4019b0 <malloc@plt>
  40c800:	mov	x1, x21
  40c804:	mov	x25, x0
  40c808:	bl	401820 <strcpy@plt>
  40c80c:	ldr	x8, [x20]
  40c810:	add	x8, x8, w27, uxtw #4
  40c814:	stp	x0, x19, [x8]
  40c818:	ldr	w8, [x20, #12]
  40c81c:	add	w8, w8, #0x1
  40c820:	str	w8, [x20, #12]
  40c824:	mov	x0, x25
  40c828:	ldp	x20, x19, [sp, #80]
  40c82c:	ldp	x22, x21, [sp, #64]
  40c830:	ldp	x24, x23, [sp, #48]
  40c834:	ldp	x26, x25, [sp, #32]
  40c838:	ldp	x28, x27, [sp, #16]
  40c83c:	ldp	x29, x30, [sp], #96
  40c840:	ret
  40c844:	stp	x29, x30, [sp, #-48]!
  40c848:	stp	x22, x21, [sp, #16]
  40c84c:	stp	x20, x19, [sp, #32]
  40c850:	mov	x29, sp
  40c854:	mov	x19, x1
  40c858:	mov	x20, x0
  40c85c:	cbnz	x1, 40c870 <sqrt@plt+0xadb0>
  40c860:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40c864:	add	x1, x1, #0x565
  40c868:	mov	w0, #0x28                  	// #40
  40c86c:	bl	40720c <sqrt@plt+0x574c>
  40c870:	mov	x0, x19
  40c874:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c878:	ldr	w22, [x20, #8]
  40c87c:	ldr	x20, [x20]
  40c880:	udiv	x8, x0, x22
  40c884:	msub	x21, x8, x22, x0
  40c888:	lsl	x8, x21, #4
  40c88c:	ldr	x0, [x20, x8]
  40c890:	cbz	x0, 40c8d0 <sqrt@plt+0xae10>
  40c894:	mov	x1, x19
  40c898:	bl	401990 <strcmp@plt>
  40c89c:	cbz	w0, 40c8c8 <sqrt@plt+0xae08>
  40c8a0:	cmp	w21, #0x0
  40c8a4:	csel	w8, w22, w21, eq  // eq = none
  40c8a8:	sub	w21, w8, #0x1
  40c8ac:	lsl	x8, x21, #4
  40c8b0:	ldr	x0, [x20, x8]
  40c8b4:	cbz	x0, 40c8d0 <sqrt@plt+0xae10>
  40c8b8:	mov	x1, x19
  40c8bc:	bl	401990 <strcmp@plt>
  40c8c0:	cbnz	w0, 40c8a0 <sqrt@plt+0xade0>
  40c8c4:	mov	w21, w21
  40c8c8:	add	x8, x20, x21, lsl #4
  40c8cc:	ldr	x0, [x8, #8]
  40c8d0:	ldp	x20, x19, [sp, #32]
  40c8d4:	ldp	x22, x21, [sp, #16]
  40c8d8:	ldp	x29, x30, [sp], #48
  40c8dc:	ret
  40c8e0:	stp	x29, x30, [sp, #-80]!
  40c8e4:	str	x25, [sp, #16]
  40c8e8:	stp	x24, x23, [sp, #32]
  40c8ec:	stp	x22, x21, [sp, #48]
  40c8f0:	stp	x20, x19, [sp, #64]
  40c8f4:	mov	x29, sp
  40c8f8:	ldr	x21, [x1]
  40c8fc:	mov	x19, x1
  40c900:	mov	x20, x0
  40c904:	cbnz	x21, 40c918 <sqrt@plt+0xae58>
  40c908:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40c90c:	add	x1, x1, #0x565
  40c910:	mov	w0, #0x28                  	// #40
  40c914:	bl	40720c <sqrt@plt+0x574c>
  40c918:	mov	x0, x21
  40c91c:	bl	40d4a0 <_ZdlPvm@@Base+0x298>
  40c920:	ldr	w24, [x20, #8]
  40c924:	ldr	x25, [x20]
  40c928:	udiv	x8, x0, x24
  40c92c:	msub	x23, x8, x24, x0
  40c930:	lsl	x8, x23, #4
  40c934:	ldr	x22, [x25, x8]
  40c938:	cbz	x22, 40c98c <sqrt@plt+0xaecc>
  40c93c:	mov	x0, x22
  40c940:	mov	x1, x21
  40c944:	bl	401990 <strcmp@plt>
  40c948:	cbz	w0, 40c978 <sqrt@plt+0xaeb8>
  40c94c:	cmp	w23, #0x0
  40c950:	csel	w8, w24, w23, eq  // eq = none
  40c954:	sub	w23, w8, #0x1
  40c958:	lsl	x8, x23, #4
  40c95c:	ldr	x22, [x25, x8]
  40c960:	cbz	x22, 40c98c <sqrt@plt+0xaecc>
  40c964:	mov	x0, x22
  40c968:	mov	x1, x21
  40c96c:	bl	401990 <strcmp@plt>
  40c970:	cbnz	w0, 40c94c <sqrt@plt+0xae8c>
  40c974:	mov	w23, w23
  40c978:	str	x22, [x19]
  40c97c:	ldr	x8, [x20]
  40c980:	add	x8, x8, x23, lsl #4
  40c984:	ldr	x0, [x8, #8]
  40c988:	b	40c990 <sqrt@plt+0xaed0>
  40c98c:	mov	x0, xzr
  40c990:	ldp	x20, x19, [sp, #64]
  40c994:	ldp	x22, x21, [sp, #48]
  40c998:	ldp	x24, x23, [sp, #32]
  40c99c:	ldr	x25, [sp, #16]
  40c9a0:	ldp	x29, x30, [sp], #80
  40c9a4:	ret
  40c9a8:	str	x1, [x0]
  40c9ac:	str	wzr, [x0, #8]
  40c9b0:	ret
  40c9b4:	ldr	x10, [x0]
  40c9b8:	ldr	w8, [x0, #8]
  40c9bc:	ldr	w9, [x10, #8]
  40c9c0:	cmp	w8, w9
  40c9c4:	b.cs	40c9ec <sqrt@plt+0xaf2c>  // b.hs, b.nlast
  40c9c8:	ldr	x10, [x10]
  40c9cc:	add	x11, x10, x8, lsl #4
  40c9d0:	ldr	x12, [x11]
  40c9d4:	cbnz	x12, 40c9f4 <sqrt@plt+0xaf34>
  40c9d8:	add	x8, x8, #0x1
  40c9dc:	cmp	w9, w8
  40c9e0:	add	x11, x11, #0x10
  40c9e4:	str	w8, [x0, #8]
  40c9e8:	b.ne	40c9d0 <sqrt@plt+0xaf10>  // b.any
  40c9ec:	mov	w0, wzr
  40c9f0:	ret
  40c9f4:	str	x12, [x1]
  40c9f8:	add	x9, x10, w8, uxtw #4
  40c9fc:	ldr	x9, [x9, #8]
  40ca00:	add	w8, w8, #0x1
  40ca04:	str	x9, [x2]
  40ca08:	str	w8, [x0, #8]
  40ca0c:	mov	w0, #0x1                   	// #1
  40ca10:	ret
  40ca14:	mov	w8, #0xffffffff            	// #-1
  40ca18:	str	w8, [x0]
  40ca1c:	str	xzr, [x0, #8]
  40ca20:	ret
  40ca24:	stp	x29, x30, [sp, #-32]!
  40ca28:	str	x19, [sp, #16]
  40ca2c:	mov	x29, sp
  40ca30:	mov	w8, #0x11                  	// #17
  40ca34:	mov	x19, x0
  40ca38:	str	w8, [x0, #8]
  40ca3c:	mov	w0, #0x110                 	// #272
  40ca40:	bl	4016e0 <_Znam@plt>
  40ca44:	add	x8, x0, #0x110
  40ca48:	mov	w9, #0xffffffff            	// #-1
  40ca4c:	mov	x10, x0
  40ca50:	str	w9, [x10]
  40ca54:	str	xzr, [x10, #8]
  40ca58:	add	x10, x10, #0x10
  40ca5c:	cmp	x10, x8
  40ca60:	b.ne	40ca50 <sqrt@plt+0xaf90>  // b.any
  40ca64:	str	x0, [x19]
  40ca68:	str	wzr, [x19, #12]
  40ca6c:	ldr	x19, [sp, #16]
  40ca70:	ldp	x29, x30, [sp], #32
  40ca74:	ret
  40ca78:	stp	x29, x30, [sp, #-48]!
  40ca7c:	stp	x20, x19, [sp, #32]
  40ca80:	mov	x19, x0
  40ca84:	ldr	w9, [x0, #8]
  40ca88:	ldr	x0, [x0]
  40ca8c:	str	x21, [sp, #16]
  40ca90:	mov	x29, sp
  40ca94:	cbz	w9, 40cac8 <sqrt@plt+0xb008>
  40ca98:	mov	x20, xzr
  40ca9c:	mov	w21, #0x8                   	// #8
  40caa0:	ldr	x8, [x0, x21]
  40caa4:	cbz	x8, 40cab8 <sqrt@plt+0xaff8>
  40caa8:	mov	x0, x8
  40caac:	bl	401950 <_ZdaPv@plt>
  40cab0:	ldr	w9, [x19, #8]
  40cab4:	ldr	x0, [x19]
  40cab8:	add	x20, x20, #0x1
  40cabc:	cmp	x20, w9, uxtw
  40cac0:	add	x21, x21, #0x10
  40cac4:	b.cc	40caa0 <sqrt@plt+0xafe0>  // b.lo, b.ul, b.last
  40cac8:	cbz	x0, 40cadc <sqrt@plt+0xb01c>
  40cacc:	ldp	x20, x19, [sp, #32]
  40cad0:	ldr	x21, [sp, #16]
  40cad4:	ldp	x29, x30, [sp], #48
  40cad8:	b	401950 <_ZdaPv@plt>
  40cadc:	ldp	x20, x19, [sp, #32]
  40cae0:	ldr	x21, [sp, #16]
  40cae4:	ldp	x29, x30, [sp], #48
  40cae8:	ret
  40caec:	stp	x29, x30, [sp, #-80]!
  40caf0:	str	x25, [sp, #16]
  40caf4:	stp	x24, x23, [sp, #32]
  40caf8:	stp	x22, x21, [sp, #48]
  40cafc:	stp	x20, x19, [sp, #64]
  40cb00:	mov	x29, sp
  40cb04:	mov	x19, x2
  40cb08:	mov	w21, w1
  40cb0c:	mov	x20, x0
  40cb10:	tbz	w1, #31, 40cb24 <sqrt@plt+0xb064>
  40cb14:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40cb18:	add	x1, x1, #0x565
  40cb1c:	mov	w0, #0x2c                  	// #44
  40cb20:	bl	40720c <sqrt@plt+0x574c>
  40cb24:	ldr	w23, [x20, #8]
  40cb28:	ldr	x22, [x20]
  40cb2c:	udiv	w8, w21, w23
  40cb30:	msub	w24, w8, w23, w21
  40cb34:	lsl	x8, x24, #4
  40cb38:	ldr	w8, [x22, x8]
  40cb3c:	tbnz	w8, #31, 40cb8c <sqrt@plt+0xb0cc>
  40cb40:	cmp	w8, w21
  40cb44:	b.eq	40cb6c <sqrt@plt+0xb0ac>  // b.none
  40cb48:	cmp	w24, #0x0
  40cb4c:	csel	w8, w23, w24, eq  // eq = none
  40cb50:	sub	w24, w8, #0x1
  40cb54:	lsl	x8, x24, #4
  40cb58:	ldr	w8, [x22, x8]
  40cb5c:	tbnz	w8, #31, 40cb8c <sqrt@plt+0xb0cc>
  40cb60:	cmp	w8, w21
  40cb64:	b.ne	40cb48 <sqrt@plt+0xb088>  // b.any
  40cb68:	mov	w24, w24
  40cb6c:	add	x8, x22, x24, lsl #4
  40cb70:	ldr	x0, [x8, #8]
  40cb74:	cbz	x0, 40cb80 <sqrt@plt+0xb0c0>
  40cb78:	bl	401950 <_ZdaPv@plt>
  40cb7c:	ldr	x22, [x20]
  40cb80:	add	x8, x22, x24, lsl #4
  40cb84:	str	x19, [x8, #8]
  40cb88:	b	40cca0 <sqrt@plt+0xb1e0>
  40cb8c:	cbz	x19, 40cca0 <sqrt@plt+0xb1e0>
  40cb90:	ldr	w8, [x20, #12]
  40cb94:	add	w8, w8, w8, lsl #1
  40cb98:	cmp	w8, w23, lsl #1
  40cb9c:	b.cc	40cc88 <sqrt@plt+0xb1c8>  // b.lo, b.ul, b.last
  40cba0:	mov	w0, w23
  40cba4:	bl	40d50c <_ZdlPvm@@Base+0x304>
  40cba8:	mov	w25, w0
  40cbac:	mov	w24, w0
  40cbb0:	str	w0, [x20, #8]
  40cbb4:	lsl	x0, x25, #4
  40cbb8:	bl	4016e0 <_Znam@plt>
  40cbbc:	cbz	w24, 40cbe0 <sqrt@plt+0xb120>
  40cbc0:	add	x8, x0, x25, lsl #4
  40cbc4:	mov	w9, #0xffffffff            	// #-1
  40cbc8:	mov	x10, x0
  40cbcc:	str	w9, [x10]
  40cbd0:	str	xzr, [x10, #8]
  40cbd4:	add	x10, x10, #0x10
  40cbd8:	cmp	x10, x8
  40cbdc:	b.ne	40cbcc <sqrt@plt+0xb10c>  // b.any
  40cbe0:	str	x0, [x20]
  40cbe4:	cbz	w23, 40cc4c <sqrt@plt+0xb18c>
  40cbe8:	mov	x8, xzr
  40cbec:	lsl	x9, x8, #4
  40cbf0:	ldr	w9, [x22, x9]
  40cbf4:	tbnz	w9, #31, 40cc40 <sqrt@plt+0xb180>
  40cbf8:	add	x10, x22, x8, lsl #4
  40cbfc:	ldr	x10, [x10, #8]
  40cc00:	cbz	x10, 40cc40 <sqrt@plt+0xb180>
  40cc04:	udiv	w11, w9, w25
  40cc08:	msub	w11, w11, w25, w9
  40cc0c:	add	x12, x0, w11, uxtw #4
  40cc10:	ldr	w13, [x12]
  40cc14:	tbnz	w13, #31, 40cc34 <sqrt@plt+0xb174>
  40cc18:	cmp	w11, #0x0
  40cc1c:	csel	w11, w25, w11, eq  // eq = none
  40cc20:	sub	w11, w11, #0x1
  40cc24:	add	x12, x0, w11, uxtw #4
  40cc28:	ldr	w13, [x12]
  40cc2c:	tbz	w13, #31, 40cc18 <sqrt@plt+0xb158>
  40cc30:	mov	w11, w11
  40cc34:	str	w9, [x12]
  40cc38:	add	x9, x0, x11, lsl #4
  40cc3c:	str	x10, [x9, #8]
  40cc40:	add	x8, x8, #0x1
  40cc44:	cmp	x8, x23
  40cc48:	b.ne	40cbec <sqrt@plt+0xb12c>  // b.any
  40cc4c:	udiv	w8, w21, w25
  40cc50:	msub	w24, w8, w25, w21
  40cc54:	lsl	x8, x24, #4
  40cc58:	ldr	w8, [x0, x8]
  40cc5c:	tbnz	w8, #31, 40cc70 <sqrt@plt+0xb1b0>
  40cc60:	cmp	w24, #0x0
  40cc64:	csel	w8, w25, w24, eq  // eq = none
  40cc68:	sub	w24, w8, #0x1
  40cc6c:	b	40cc54 <sqrt@plt+0xb194>
  40cc70:	cbz	x22, 40cc84 <sqrt@plt+0xb1c4>
  40cc74:	mov	x0, x22
  40cc78:	bl	401950 <_ZdaPv@plt>
  40cc7c:	ldr	x22, [x20]
  40cc80:	b	40cc88 <sqrt@plt+0xb1c8>
  40cc84:	mov	x22, x0
  40cc88:	add	x8, x22, w24, uxtw #4
  40cc8c:	str	w21, [x8]
  40cc90:	str	x19, [x8, #8]
  40cc94:	ldr	w8, [x20, #12]
  40cc98:	add	w8, w8, #0x1
  40cc9c:	str	w8, [x20, #12]
  40cca0:	ldp	x20, x19, [sp, #64]
  40cca4:	ldp	x22, x21, [sp, #48]
  40cca8:	ldp	x24, x23, [sp, #32]
  40ccac:	ldr	x25, [sp, #16]
  40ccb0:	ldp	x29, x30, [sp], #80
  40ccb4:	ret
  40ccb8:	stp	x29, x30, [sp, #-32]!
  40ccbc:	stp	x20, x19, [sp, #16]
  40ccc0:	mov	x29, sp
  40ccc4:	mov	w19, w1
  40ccc8:	mov	x20, x0
  40cccc:	tbz	w1, #31, 40cce0 <sqrt@plt+0xb220>
  40ccd0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40ccd4:	add	x1, x1, #0x565
  40ccd8:	mov	w0, #0x2c                  	// #44
  40ccdc:	bl	40720c <sqrt@plt+0x574c>
  40cce0:	ldr	w10, [x20, #8]
  40cce4:	ldr	x8, [x20]
  40cce8:	udiv	w9, w19, w10
  40ccec:	msub	w9, w9, w10, w19
  40ccf0:	lsl	x11, x9, #4
  40ccf4:	ldr	w11, [x8, x11]
  40ccf8:	tbnz	w11, #31, 40cd34 <sqrt@plt+0xb274>
  40ccfc:	cmp	w11, w19
  40cd00:	b.eq	40cd28 <sqrt@plt+0xb268>  // b.none
  40cd04:	cmp	w9, #0x0
  40cd08:	csel	w9, w10, w9, eq  // eq = none
  40cd0c:	sub	w9, w9, #0x1
  40cd10:	lsl	x11, x9, #4
  40cd14:	ldr	w11, [x8, x11]
  40cd18:	tbnz	w11, #31, 40cd34 <sqrt@plt+0xb274>
  40cd1c:	cmp	w11, w19
  40cd20:	b.ne	40cd04 <sqrt@plt+0xb244>  // b.any
  40cd24:	mov	w9, w9
  40cd28:	add	x8, x8, x9, lsl #4
  40cd2c:	ldr	x0, [x8, #8]
  40cd30:	b	40cd38 <sqrt@plt+0xb278>
  40cd34:	mov	x0, xzr
  40cd38:	ldp	x20, x19, [sp, #16]
  40cd3c:	ldp	x29, x30, [sp], #32
  40cd40:	ret
  40cd44:	str	x1, [x0]
  40cd48:	str	wzr, [x0, #8]
  40cd4c:	ret
  40cd50:	ldr	x8, [x0]
  40cd54:	ldr	w10, [x0, #8]
  40cd58:	ldr	w9, [x8, #8]
  40cd5c:	cmp	w10, w9
  40cd60:	b.cs	40cd88 <sqrt@plt+0xb2c8>  // b.hs, b.nlast
  40cd64:	ldr	x8, [x8]
  40cd68:	add	x11, x8, x10, lsl #4
  40cd6c:	ldr	w12, [x11]
  40cd70:	tbz	w12, #31, 40cd90 <sqrt@plt+0xb2d0>
  40cd74:	add	w10, w10, #0x1
  40cd78:	cmp	w9, w10
  40cd7c:	add	x11, x11, #0x10
  40cd80:	str	w10, [x0, #8]
  40cd84:	b.ne	40cd6c <sqrt@plt+0xb2ac>  // b.any
  40cd88:	mov	w0, wzr
  40cd8c:	ret
  40cd90:	str	w12, [x1]
  40cd94:	ldr	w9, [x0, #8]
  40cd98:	add	x8, x8, x9, lsl #4
  40cd9c:	ldr	x8, [x8, #8]
  40cda0:	add	w9, w9, #0x1
  40cda4:	str	x8, [x2]
  40cda8:	str	w9, [x0, #8]
  40cdac:	mov	w0, #0x1                   	// #1
  40cdb0:	ret
  40cdb4:	stp	x29, x30, [sp, #-48]!
  40cdb8:	stp	x22, x21, [sp, #16]
  40cdbc:	stp	x20, x19, [sp, #32]
  40cdc0:	mov	x29, sp
  40cdc4:	mov	w22, #0x11                  	// #17
  40cdc8:	mov	x19, x0
  40cdcc:	str	wzr, [x0]
  40cdd0:	str	w22, [x0, #16]
  40cdd4:	mov	w0, #0x110                 	// #272
  40cdd8:	bl	4016e0 <_Znam@plt>
  40cddc:	mov	w2, #0x110                 	// #272
  40cde0:	mov	w1, wzr
  40cde4:	mov	x21, x0
  40cde8:	bl	4017f0 <memset@plt>
  40cdec:	mov	x20, x19
  40cdf0:	str	x21, [x20, #8]!
  40cdf4:	str	wzr, [x20, #12]
  40cdf8:	str	w22, [x20, #2072]
  40cdfc:	mov	w0, #0x110                 	// #272
  40ce00:	bl	4016e0 <_Znam@plt>
  40ce04:	add	x8, x0, #0x110
  40ce08:	mov	w9, #0xffffffff            	// #-1
  40ce0c:	mov	x10, x0
  40ce10:	str	w9, [x10]
  40ce14:	str	xzr, [x10, #8]
  40ce18:	add	x10, x10, #0x10
  40ce1c:	cmp	x10, x8
  40ce20:	b.ne	40ce10 <sqrt@plt+0xb350>  // b.any
  40ce24:	add	x20, x19, #0x818
  40ce28:	str	x0, [x20], #12
  40ce2c:	add	x0, x19, #0x18
  40ce30:	mov	w2, #0x800                 	// #2048
  40ce34:	mov	w1, wzr
  40ce38:	bl	4017f0 <memset@plt>
  40ce3c:	mov	w2, #0x804                 	// #2052
  40ce40:	mov	x0, x20
  40ce44:	mov	w1, wzr
  40ce48:	bl	4017f0 <memset@plt>
  40ce4c:	ldp	x20, x19, [sp, #32]
  40ce50:	ldp	x22, x21, [sp, #16]
  40ce54:	ldp	x29, x30, [sp], #48
  40ce58:	ret
  40ce5c:	mov	x19, x0
  40ce60:	mov	x0, x20
  40ce64:	bl	40c5c4 <sqrt@plt+0xab04>
  40ce68:	mov	x0, x19
  40ce6c:	bl	401a50 <_Unwind_Resume@plt>
  40ce70:	stp	x29, x30, [sp, #-32]!
  40ce74:	str	x19, [sp, #16]
  40ce78:	mov	x19, x0
  40ce7c:	add	x0, x0, #0x818
  40ce80:	mov	x29, sp
  40ce84:	bl	40ca78 <sqrt@plt+0xafb8>
  40ce88:	add	x0, x19, #0x8
  40ce8c:	ldr	x19, [sp, #16]
  40ce90:	ldp	x29, x30, [sp], #32
  40ce94:	b	40c5c4 <sqrt@plt+0xab04>
  40ce98:	stp	x29, x30, [sp, #-48]!
  40ce9c:	str	x21, [sp, #16]
  40cea0:	stp	x20, x19, [sp, #32]
  40cea4:	mov	x29, sp
  40cea8:	add	x21, x0, w1, uxtb #3
  40ceac:	ldr	x20, [x21, #24]!
  40ceb0:	cbnz	x20, 40cf10 <sqrt@plt+0xb450>
  40ceb4:	mov	w8, #0x6863                	// #26723
  40ceb8:	mov	x19, x0
  40cebc:	movk	w8, #0x7261, lsl #16
  40cec0:	add	x9, x29, #0x18
  40cec4:	and	w0, w1, #0xff
  40cec8:	str	w8, [x29, #24]
  40cecc:	add	x20, x9, #0x4
  40ced0:	bl	40c4a0 <sqrt@plt+0xa9e0>
  40ced4:	mov	x1, x0
  40ced8:	mov	x0, x20
  40cedc:	bl	401820 <strcpy@plt>
  40cee0:	mov	w0, #0x10                  	// #16
  40cee4:	bl	40d158 <_Znwm@@Base>
  40cee8:	ldr	w8, [x19]
  40ceec:	mov	w9, #0xffffffff            	// #-1
  40cef0:	mov	x20, x0
  40cef4:	add	w10, w8, #0x1
  40cef8:	str	w10, [x19]
  40cefc:	stp	w8, w9, [x0]
  40cf00:	add	x0, x29, #0x18
  40cf04:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40cf08:	str	x0, [x20, #8]
  40cf0c:	str	x20, [x21]
  40cf10:	mov	x0, x20
  40cf14:	ldp	x20, x19, [sp, #32]
  40cf18:	ldr	x21, [sp, #16]
  40cf1c:	ldp	x29, x30, [sp], #48
  40cf20:	ret
  40cf24:	stp	x29, x30, [sp, #-48]!
  40cf28:	str	x21, [sp, #16]
  40cf2c:	stp	x20, x19, [sp, #32]
  40cf30:	mov	x29, sp
  40cf34:	mov	w19, w0
  40cf38:	cmp	w0, #0xff
  40cf3c:	b.hi	40cf84 <sqrt@plt+0xb4c4>  // b.pmore
  40cf40:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40cf44:	add	x8, x8, #0x20
  40cf48:	add	x8, x8, w19, uxtw #3
  40cf4c:	ldr	x20, [x8, #2088]
  40cf50:	cbnz	x20, 40cfd4 <sqrt@plt+0xb514>
  40cf54:	mov	w0, #0x10                  	// #16
  40cf58:	add	x21, x8, #0x828
  40cf5c:	bl	40d158 <_Znwm@@Base>
  40cf60:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40cf64:	ldr	w9, [x8, #32]
  40cf68:	mov	x20, x0
  40cf6c:	str	xzr, [x0, #8]
  40cf70:	add	w10, w9, #0x1
  40cf74:	stp	w9, w19, [x0]
  40cf78:	str	w10, [x8, #32]
  40cf7c:	str	x0, [x21]
  40cf80:	b	40cfd4 <sqrt@plt+0xb514>
  40cf84:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40cf88:	add	x0, x0, #0x838
  40cf8c:	mov	w1, w19
  40cf90:	bl	40ccb8 <sqrt@plt+0xb1f8>
  40cf94:	mov	x20, x0
  40cf98:	cbnz	x0, 40cfd4 <sqrt@plt+0xb514>
  40cf9c:	mov	w0, #0x10                  	// #16
  40cfa0:	bl	4016e0 <_Znam@plt>
  40cfa4:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40cfa8:	add	x8, x8, #0x20
  40cfac:	ldr	w9, [x8]
  40cfb0:	mov	x20, x0
  40cfb4:	str	xzr, [x0, #8]
  40cfb8:	mov	w1, w19
  40cfbc:	add	w10, w9, #0x1
  40cfc0:	stp	w9, w19, [x0]
  40cfc4:	add	x0, x8, #0x818
  40cfc8:	mov	x2, x20
  40cfcc:	str	w10, [x8]
  40cfd0:	bl	40caec <sqrt@plt+0xb02c>
  40cfd4:	mov	x0, x20
  40cfd8:	ldp	x20, x19, [sp, #32]
  40cfdc:	ldr	x21, [sp, #16]
  40cfe0:	ldp	x29, x30, [sp], #48
  40cfe4:	ret
  40cfe8:	stp	x29, x30, [sp, #-32]!
  40cfec:	str	x19, [sp, #16]
  40cff0:	mov	x29, sp
  40cff4:	mov	x19, x0
  40cff8:	cbz	x0, 40d00c <sqrt@plt+0xb54c>
  40cffc:	ldrb	w8, [x19]
  40d000:	orr	w8, w8, #0x20
  40d004:	cmp	w8, #0x20
  40d008:	b.ne	40d01c <sqrt@plt+0xb55c>  // b.any
  40d00c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40d010:	add	x1, x1, #0x565
  40d014:	mov	w0, #0x96                  	// #150
  40d018:	bl	40720c <sqrt@plt+0x574c>
  40d01c:	ldrb	w8, [x19, #1]
  40d020:	cbz	w8, 40d03c <sqrt@plt+0xb57c>
  40d024:	mov	x1, x19
  40d028:	ldr	x19, [sp, #16]
  40d02c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40d030:	add	x0, x0, #0x20
  40d034:	ldp	x29, x30, [sp], #32
  40d038:	b	40d05c <sqrt@plt+0xb59c>
  40d03c:	ldrb	w1, [x19]
  40d040:	ldr	x19, [sp, #16]
  40d044:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0xdb8>
  40d048:	add	x0, x0, #0x20
  40d04c:	ldp	x29, x30, [sp], #32
  40d050:	b	40ce98 <sqrt@plt+0xb3d8>
  40d054:	ldr	x0, [x0, #8]
  40d058:	ret
  40d05c:	sub	sp, sp, #0x40
  40d060:	stp	x29, x30, [sp, #16]
  40d064:	str	x21, [sp, #32]
  40d068:	stp	x20, x19, [sp, #48]
  40d06c:	add	x29, sp, #0x10
  40d070:	str	x1, [x29, #24]
  40d074:	ldrb	w8, [x1]
  40d078:	mov	x19, x0
  40d07c:	cmp	w8, #0x63
  40d080:	b.ne	40d0f4 <sqrt@plt+0xb634>  // b.any
  40d084:	ldrb	w8, [x1, #1]
  40d088:	cmp	w8, #0x68
  40d08c:	b.ne	40d0f4 <sqrt@plt+0xb634>  // b.any
  40d090:	ldrb	w8, [x1, #2]
  40d094:	cmp	w8, #0x61
  40d098:	b.ne	40d0f4 <sqrt@plt+0xb634>  // b.any
  40d09c:	ldrb	w8, [x1, #3]
  40d0a0:	cmp	w8, #0x72
  40d0a4:	b.ne	40d0f4 <sqrt@plt+0xb634>  // b.any
  40d0a8:	add	x20, x1, #0x4
  40d0ac:	add	x1, sp, #0x8
  40d0b0:	mov	w2, #0xa                   	// #10
  40d0b4:	mov	x0, x20
  40d0b8:	bl	4017d0 <strtol@plt>
  40d0bc:	ldr	x8, [sp, #8]
  40d0c0:	cmp	x8, x20
  40d0c4:	b.eq	40d0f4 <sqrt@plt+0xb634>  // b.none
  40d0c8:	mov	x1, x0
  40d0cc:	cmp	x0, #0xff
  40d0d0:	b.hi	40d0f4 <sqrt@plt+0xb634>  // b.pmore
  40d0d4:	ldrb	w8, [x8]
  40d0d8:	cbnz	w8, 40d0f4 <sqrt@plt+0xb634>
  40d0dc:	mov	x0, x19
  40d0e0:	ldp	x20, x19, [sp, #48]
  40d0e4:	ldr	x21, [sp, #32]
  40d0e8:	ldp	x29, x30, [sp, #16]
  40d0ec:	add	sp, sp, #0x40
  40d0f0:	b	40ce98 <sqrt@plt+0xb3d8>
  40d0f4:	add	x20, x19, #0x8
  40d0f8:	add	x1, x29, #0x18
  40d0fc:	mov	x0, x20
  40d100:	bl	40c8e0 <sqrt@plt+0xae20>
  40d104:	mov	x21, x0
  40d108:	cbnz	x0, 40d140 <sqrt@plt+0xb680>
  40d10c:	mov	w0, #0x10                  	// #16
  40d110:	bl	4016e0 <_Znam@plt>
  40d114:	ldr	w8, [x19]
  40d118:	mov	x21, x0
  40d11c:	mov	x2, x21
  40d120:	add	w9, w8, #0x1
  40d124:	str	w9, [x19]
  40d128:	ldr	x1, [x29, #24]
  40d12c:	mov	w9, #0xffffffff            	// #-1
  40d130:	stp	w8, w9, [x0]
  40d134:	mov	x0, x20
  40d138:	bl	40c630 <sqrt@plt+0xab70>
  40d13c:	str	x0, [x21, #8]
  40d140:	mov	x0, x21
  40d144:	ldp	x20, x19, [sp, #48]
  40d148:	ldr	x21, [sp, #32]
  40d14c:	ldp	x29, x30, [sp, #16]
  40d150:	add	sp, sp, #0x40
  40d154:	ret

000000000040d158 <_Znwm@@Base>:
  40d158:	stp	x29, x30, [sp, #-32]!
  40d15c:	str	x19, [sp, #16]
  40d160:	mov	x29, sp
  40d164:	and	x8, x0, #0xffffffff
  40d168:	cmp	x0, #0x0
  40d16c:	csinc	x0, x8, xzr, ne  // ne = any
  40d170:	bl	4019b0 <malloc@plt>
  40d174:	cbz	x0, 40d184 <_Znwm@@Base+0x2c>
  40d178:	ldr	x19, [sp, #16]
  40d17c:	ldp	x29, x30, [sp], #32
  40d180:	ret
  40d184:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40d188:	ldr	x19, [x8, #1064]
  40d18c:	cbz	x19, 40d1bc <_Znwm@@Base+0x64>
  40d190:	mov	x0, x19
  40d194:	bl	401750 <strlen@plt>
  40d198:	mov	x2, x0
  40d19c:	mov	w0, #0x2                   	// #2
  40d1a0:	mov	x1, x19
  40d1a4:	bl	4019a0 <write@plt>
  40d1a8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0xdf8>
  40d1ac:	add	x1, x1, #0xea8
  40d1b0:	mov	w0, #0x2                   	// #2
  40d1b4:	mov	w2, #0x2                   	// #2
  40d1b8:	bl	4019a0 <write@plt>
  40d1bc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d1c0:	add	x0, x0, #0x587
  40d1c4:	bl	40d1d0 <_Znwm@@Base+0x78>
  40d1c8:	mov	w0, #0xffffffff            	// #-1
  40d1cc:	bl	401810 <_exit@plt>
  40d1d0:	stp	x29, x30, [sp, #-32]!
  40d1d4:	str	x19, [sp, #16]
  40d1d8:	mov	x29, sp
  40d1dc:	mov	x19, x0
  40d1e0:	bl	401750 <strlen@plt>
  40d1e4:	mov	x1, x19
  40d1e8:	ldr	x19, [sp, #16]
  40d1ec:	mov	x2, x0
  40d1f0:	mov	w0, #0x2                   	// #2
  40d1f4:	ldp	x29, x30, [sp], #32
  40d1f8:	b	4019a0 <write@plt>

000000000040d1fc <_ZdlPv@@Base>:
  40d1fc:	cbz	x0, 40d204 <_ZdlPv@@Base+0x8>
  40d200:	b	4017e0 <free@plt>
  40d204:	ret

000000000040d208 <_ZdlPvm@@Base>:
  40d208:	cbz	x0, 40d210 <_ZdlPvm@@Base+0x8>
  40d20c:	b	4017e0 <free@plt>
  40d210:	ret
  40d214:	str	d10, [sp, #-48]!
  40d218:	stp	d9, d8, [sp, #16]
  40d21c:	stp	x29, x30, [sp, #32]
  40d220:	mov	x29, sp
  40d224:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40d228:	ldr	w9, [x8, #1056]
  40d22c:	cbz	w9, 40d240 <_ZdlPvm@@Base+0x38>
  40d230:	ldp	x29, x30, [sp, #32]
  40d234:	ldp	d9, d8, [sp, #16]
  40d238:	ldr	d10, [sp], #48
  40d23c:	ret
  40d240:	mov	w9, #0x1                   	// #1
  40d244:	mov	w0, #0x61                  	// #97
  40d248:	mov	w2, #0x4a5                 	// #1189
  40d24c:	mov	w3, #0x349                 	// #841
  40d250:	mov	w1, wzr
  40d254:	str	w9, [x8, #1056]
  40d258:	bl	40d398 <_ZdlPvm@@Base+0x190>
  40d25c:	mov	w0, #0x62                  	// #98
  40d260:	mov	w1, #0x8                   	// #8
  40d264:	mov	w2, #0x586                 	// #1414
  40d268:	mov	w3, #0x3e8                 	// #1000
  40d26c:	bl	40d398 <_ZdlPvm@@Base+0x190>
  40d270:	mov	w0, #0x63                  	// #99
  40d274:	mov	w1, #0x10                  	// #16
  40d278:	mov	w2, #0x511                 	// #1297
  40d27c:	mov	w3, #0x395                 	// #917
  40d280:	bl	40d398 <_ZdlPvm@@Base+0x190>
  40d284:	mov	w0, #0x64                  	// #100
  40d288:	mov	w1, #0x18                  	// #24
  40d28c:	mov	w2, #0x442                 	// #1090
  40d290:	mov	w3, #0x303                 	// #771
  40d294:	bl	40d398 <_ZdlPvm@@Base+0x190>
  40d298:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40d29c:	fmov	d8, #1.100000000000000000e+01
  40d2a0:	fmov	d9, #8.500000000000000000e+00
  40d2a4:	add	x0, x0, #0x668
  40d2a8:	mov	w1, #0x20                  	// #32
  40d2ac:	mov	v0.16b, v8.16b
  40d2b0:	mov	v1.16b, v9.16b
  40d2b4:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d2b8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40d2bc:	add	x0, x0, #0x66f
  40d2c0:	fmov	d0, #1.400000000000000000e+01
  40d2c4:	mov	w1, #0x21                  	// #33
  40d2c8:	mov	v1.16b, v9.16b
  40d2cc:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d2d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d2d4:	fmov	d10, #1.700000000000000000e+01
  40d2d8:	add	x0, x0, #0x5b8
  40d2dc:	mov	w1, #0x22                  	// #34
  40d2e0:	mov	v0.16b, v10.16b
  40d2e4:	mov	v1.16b, v8.16b
  40d2e8:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d2ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d2f0:	add	x0, x0, #0x5c0
  40d2f4:	mov	w1, #0x23                  	// #35
  40d2f8:	mov	v0.16b, v8.16b
  40d2fc:	mov	v1.16b, v10.16b
  40d300:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d304:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d308:	add	x0, x0, #0x5c7
  40d30c:	fmov	d1, #5.500000000000000000e+00
  40d310:	mov	w1, #0x24                  	// #36
  40d314:	mov	v0.16b, v9.16b
  40d318:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d31c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0xdf8>
  40d320:	fmov	d8, #7.500000000000000000e+00
  40d324:	add	x0, x0, #0x675
  40d328:	fmov	d0, #1.000000000000000000e+01
  40d32c:	mov	w1, #0x25                  	// #37
  40d330:	mov	v1.16b, v8.16b
  40d334:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d338:	adrp	x8, 410000 <_ZdlPvm@@Base+0x2df8>
  40d33c:	ldr	d1, [x8, #1432]
  40d340:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d344:	add	x0, x0, #0x5d1
  40d348:	fmov	d0, #9.500000000000000000e+00
  40d34c:	mov	w1, #0x26                  	// #38
  40d350:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d354:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d358:	add	x0, x0, #0x5d7
  40d35c:	fmov	d1, #3.875000000000000000e+00
  40d360:	mov	w1, #0x27                  	// #39
  40d364:	mov	v0.16b, v8.16b
  40d368:	bl	40d444 <_ZdlPvm@@Base+0x23c>
  40d36c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x2df8>
  40d370:	adrp	x9, 410000 <_ZdlPvm@@Base+0x2df8>
  40d374:	ldr	d0, [x8, #1440]
  40d378:	ldr	d1, [x9, #1448]
  40d37c:	ldp	x29, x30, [sp, #32]
  40d380:	ldp	d9, d8, [sp, #16]
  40d384:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d388:	add	x0, x0, #0x5df
  40d38c:	mov	w1, #0x28                  	// #40
  40d390:	ldr	d10, [sp], #48
  40d394:	b	40d444 <_ZdlPvm@@Base+0x23c>
  40d398:	str	d8, [sp, #-64]!
  40d39c:	stp	x29, x30, [sp, #8]
  40d3a0:	str	x23, [sp, #24]
  40d3a4:	stp	x22, x21, [sp, #32]
  40d3a8:	stp	x20, x19, [sp, #48]
  40d3ac:	mov	x29, sp
  40d3b0:	adrp	x9, 410000 <_ZdlPvm@@Base+0x2df8>
  40d3b4:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40d3b8:	ldr	d8, [x9, #1456]
  40d3bc:	add	x8, x8, #0x48
  40d3c0:	mov	w9, #0x18                  	// #24
  40d3c4:	smaddl	x8, w1, w9, x8
  40d3c8:	mov	w19, w3
  40d3cc:	mov	w21, w2
  40d3d0:	mov	w20, w0
  40d3d4:	mov	x22, xzr
  40d3d8:	add	x23, x8, #0x10
  40d3dc:	mov	w0, #0x3                   	// #3
  40d3e0:	bl	4016e0 <_Znam@plt>
  40d3e4:	scvtf	d0, w21
  40d3e8:	fdiv	d0, d0, d8
  40d3ec:	add	w8, w22, #0x30
  40d3f0:	stur	d0, [x23, #-8]
  40d3f4:	scvtf	d0, w19
  40d3f8:	cmp	w21, #0x0
  40d3fc:	add	x22, x22, #0x1
  40d400:	strb	w8, [x0, #1]
  40d404:	fdiv	d0, d0, d8
  40d408:	cinc	w8, w21, lt  // lt = tstop
  40d40c:	stur	x0, [x23, #-16]
  40d410:	mov	w21, w19
  40d414:	str	d0, [x23], #24
  40d418:	asr	w19, w8, #1
  40d41c:	cmp	x22, #0x8
  40d420:	strb	w20, [x0]
  40d424:	strb	wzr, [x0, #2]
  40d428:	b.ne	40d3dc <_ZdlPvm@@Base+0x1d4>  // b.any
  40d42c:	ldp	x20, x19, [sp, #48]
  40d430:	ldp	x22, x21, [sp, #32]
  40d434:	ldr	x23, [sp, #24]
  40d438:	ldp	x29, x30, [sp, #8]
  40d43c:	ldr	d8, [sp], #64
  40d440:	ret
  40d444:	stp	d9, d8, [sp, #-48]!
  40d448:	stp	x29, x30, [sp, #16]
  40d44c:	stp	x20, x19, [sp, #32]
  40d450:	mov	x29, sp
  40d454:	mov	v8.16b, v1.16b
  40d458:	mov	v9.16b, v0.16b
  40d45c:	mov	w19, w1
  40d460:	mov	x20, x0
  40d464:	bl	401750 <strlen@plt>
  40d468:	add	x0, x0, #0x1
  40d46c:	bl	4016e0 <_Znam@plt>
  40d470:	mov	x1, x20
  40d474:	bl	401820 <strcpy@plt>
  40d478:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40d47c:	add	x8, x8, #0x48
  40d480:	mov	w9, #0x18                  	// #24
  40d484:	smaddl	x8, w19, w9, x8
  40d488:	ldp	x20, x19, [sp, #32]
  40d48c:	ldp	x29, x30, [sp, #16]
  40d490:	str	x0, [x8]
  40d494:	stp	d9, d8, [x8, #8]
  40d498:	ldp	d9, d8, [sp], #48
  40d49c:	ret
  40d4a0:	stp	x29, x30, [sp, #-32]!
  40d4a4:	str	x19, [sp, #16]
  40d4a8:	mov	x29, sp
  40d4ac:	mov	x19, x0
  40d4b0:	cbnz	x0, 40d4c4 <_ZdlPvm@@Base+0x2bc>
  40d4b4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40d4b8:	add	x1, x1, #0x5e2
  40d4bc:	mov	w0, #0x1b                  	// #27
  40d4c0:	bl	40720c <sqrt@plt+0x574c>
  40d4c4:	ldrb	w9, [x19]
  40d4c8:	cbz	w9, 40d4fc <_ZdlPvm@@Base+0x2f4>
  40d4cc:	mov	x0, xzr
  40d4d0:	add	x8, x19, #0x1
  40d4d4:	lsl	x10, x0, #4
  40d4d8:	add	x10, x10, w9, uxtb
  40d4dc:	ldrb	w9, [x8], #1
  40d4e0:	and	x11, x10, #0xf0000000
  40d4e4:	and	x12, x10, #0xffffffff0fffffff
  40d4e8:	eor	x11, x12, x11, lsr #24
  40d4ec:	tst	x10, #0xf0000000
  40d4f0:	csel	x0, x10, x11, eq  // eq = none
  40d4f4:	cbnz	w9, 40d4d4 <_ZdlPvm@@Base+0x2cc>
  40d4f8:	b	40d500 <_ZdlPvm@@Base+0x2f8>
  40d4fc:	mov	x0, xzr
  40d500:	ldr	x19, [sp, #16]
  40d504:	ldp	x29, x30, [sp], #32
  40d508:	ret
  40d50c:	stp	x29, x30, [sp, #-48]!
  40d510:	stp	x22, x21, [sp, #16]
  40d514:	stp	x20, x19, [sp, #32]
  40d518:	mov	x29, sp
  40d51c:	cmp	w0, #0x65
  40d520:	b.cs	40d52c <_ZdlPvm@@Base+0x324>  // b.hs, b.nlast
  40d524:	mov	w0, #0x65                  	// #101
  40d528:	b	40d570 <_ZdlPvm@@Base+0x368>
  40d52c:	adrp	x22, 410000 <_ZdlPvm@@Base+0x2df8>
  40d530:	adrp	x20, 410000 <_ZdlPvm@@Base+0x2df8>
  40d534:	adrp	x21, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d538:	mov	w19, w0
  40d53c:	mov	w0, #0x65                  	// #101
  40d540:	add	x22, x22, #0x618
  40d544:	add	x20, x20, #0x5ff
  40d548:	add	x21, x21, #0xf18
  40d54c:	cbnz	w0, 40d564 <_ZdlPvm@@Base+0x35c>
  40d550:	mov	x0, x20
  40d554:	mov	x1, x21
  40d558:	mov	x2, x21
  40d55c:	mov	x3, x21
  40d560:	bl	4080dc <sqrt@plt+0x661c>
  40d564:	ldr	w0, [x22], #4
  40d568:	cmp	w0, w19
  40d56c:	b.ls	40d54c <_ZdlPvm@@Base+0x344>  // b.plast
  40d570:	ldp	x20, x19, [sp, #32]
  40d574:	ldp	x22, x21, [sp, #16]
  40d578:	ldp	x29, x30, [sp], #48
  40d57c:	ret
  40d580:	stp	x29, x30, [sp, #-80]!
  40d584:	stp	x26, x25, [sp, #16]
  40d588:	stp	x24, x23, [sp, #32]
  40d58c:	stp	x22, x21, [sp, #48]
  40d590:	stp	x20, x19, [sp, #64]
  40d594:	mov	x29, sp
  40d598:	mov	w22, w4
  40d59c:	mov	x20, x2
  40d5a0:	mov	x23, x1
  40d5a4:	mov	x19, x0
  40d5a8:	cbz	w3, 40d5c4 <_ZdlPvm@@Base+0x3bc>
  40d5ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x2df8>
  40d5b0:	add	x0, x0, #0x66c
  40d5b4:	bl	4019f0 <getenv@plt>
  40d5b8:	mov	x21, x0
  40d5bc:	cbnz	x23, 40d5cc <_ZdlPvm@@Base+0x3c4>
  40d5c0:	b	40d5f4 <_ZdlPvm@@Base+0x3ec>
  40d5c4:	mov	x21, xzr
  40d5c8:	cbz	x23, 40d5f4 <_ZdlPvm@@Base+0x3ec>
  40d5cc:	mov	x0, x23
  40d5d0:	bl	4019f0 <getenv@plt>
  40d5d4:	mov	x23, x0
  40d5d8:	cbz	x0, 40d5f4 <_ZdlPvm@@Base+0x3ec>
  40d5dc:	ldrb	w8, [x23]
  40d5e0:	cbz	w8, 40d604 <_ZdlPvm@@Base+0x3fc>
  40d5e4:	mov	x0, x23
  40d5e8:	bl	401750 <strlen@plt>
  40d5ec:	add	x25, x0, #0x1
  40d5f0:	b	40d608 <_ZdlPvm@@Base+0x400>
  40d5f4:	mov	w24, wzr
  40d5f8:	mov	x25, xzr
  40d5fc:	cbnz	x21, 40d610 <_ZdlPvm@@Base+0x408>
  40d600:	b	40d62c <_ZdlPvm@@Base+0x424>
  40d604:	mov	x25, xzr
  40d608:	mov	w24, #0x1                   	// #1
  40d60c:	cbz	x21, 40d62c <_ZdlPvm@@Base+0x424>
  40d610:	ldrb	w8, [x21]
  40d614:	cbz	w8, 40d62c <_ZdlPvm@@Base+0x424>
  40d618:	mov	x0, x21
  40d61c:	bl	401750 <strlen@plt>
  40d620:	add	x26, x0, #0x1
  40d624:	cbnz	x20, 40d634 <_ZdlPvm@@Base+0x42c>
  40d628:	b	40d648 <_ZdlPvm@@Base+0x440>
  40d62c:	mov	x26, xzr
  40d630:	cbz	x20, 40d648 <_ZdlPvm@@Base+0x440>
  40d634:	ldrb	w8, [x20]
  40d638:	cbz	w8, 40d648 <_ZdlPvm@@Base+0x440>
  40d63c:	mov	x0, x20
  40d640:	bl	401750 <strlen@plt>
  40d644:	b	40d64c <_ZdlPvm@@Base+0x444>
  40d648:	mov	x0, xzr
  40d64c:	cmp	w22, #0x0
  40d650:	mov	w8, #0x3                   	// #3
  40d654:	csinc	x8, x8, xzr, ne  // ne = any
  40d658:	add	x8, x8, x25
  40d65c:	add	x8, x8, x26
  40d660:	add	x0, x8, x0
  40d664:	bl	4016e0 <_Znam@plt>
  40d668:	str	x0, [x19]
  40d66c:	strb	wzr, [x0]
  40d670:	cbz	w24, 40d698 <_ZdlPvm@@Base+0x490>
  40d674:	ldrb	w8, [x23]
  40d678:	cbz	w8, 40d698 <_ZdlPvm@@Base+0x490>
  40d67c:	mov	x1, x23
  40d680:	bl	401a90 <strcat@plt>
  40d684:	ldr	x23, [x19]
  40d688:	mov	x0, x23
  40d68c:	bl	401750 <strlen@plt>
  40d690:	mov	w8, #0x3a                  	// #58
  40d694:	strh	w8, [x23, x0]
  40d698:	cbz	w22, 40d6c4 <_ZdlPvm@@Base+0x4bc>
  40d69c:	ldr	x22, [x19]
  40d6a0:	mov	x0, x22
  40d6a4:	bl	401750 <strlen@plt>
  40d6a8:	mov	w8, #0x2e                  	// #46
  40d6ac:	strh	w8, [x22, x0]
  40d6b0:	ldr	x22, [x19]
  40d6b4:	mov	x0, x22
  40d6b8:	bl	401750 <strlen@plt>
  40d6bc:	mov	w8, #0x3a                  	// #58
  40d6c0:	strh	w8, [x22, x0]
  40d6c4:	cbz	x21, 40d6f0 <_ZdlPvm@@Base+0x4e8>
  40d6c8:	ldrb	w8, [x21]
  40d6cc:	cbz	w8, 40d6f0 <_ZdlPvm@@Base+0x4e8>
  40d6d0:	ldr	x0, [x19]
  40d6d4:	mov	x1, x21
  40d6d8:	bl	401a90 <strcat@plt>
  40d6dc:	ldr	x21, [x19]
  40d6e0:	mov	x0, x21
  40d6e4:	bl	401750 <strlen@plt>
  40d6e8:	mov	w8, #0x3a                  	// #58
  40d6ec:	strh	w8, [x21, x0]
  40d6f0:	cbz	x20, 40d708 <_ZdlPvm@@Base+0x500>
  40d6f4:	ldrb	w8, [x20]
  40d6f8:	cbz	w8, 40d708 <_ZdlPvm@@Base+0x500>
  40d6fc:	ldr	x0, [x19]
  40d700:	mov	x1, x20
  40d704:	bl	401a90 <strcat@plt>
  40d708:	ldr	x0, [x19]
  40d70c:	bl	401750 <strlen@plt>
  40d710:	str	w0, [x19, #8]
  40d714:	ldp	x20, x19, [sp, #64]
  40d718:	ldp	x22, x21, [sp, #48]
  40d71c:	ldp	x24, x23, [sp, #32]
  40d720:	ldp	x26, x25, [sp, #16]
  40d724:	ldp	x29, x30, [sp], #80
  40d728:	ret
  40d72c:	ldr	x0, [x0]
  40d730:	cbz	x0, 40d738 <_ZdlPvm@@Base+0x530>
  40d734:	b	401950 <_ZdaPv@plt>
  40d738:	ret
  40d73c:	stp	x29, x30, [sp, #-80]!
  40d740:	str	x25, [sp, #16]
  40d744:	stp	x24, x23, [sp, #32]
  40d748:	stp	x22, x21, [sp, #48]
  40d74c:	stp	x20, x19, [sp, #64]
  40d750:	mov	x29, sp
  40d754:	ldr	x19, [x0]
  40d758:	mov	x24, x0
  40d75c:	mov	x20, x1
  40d760:	mov	x0, x19
  40d764:	bl	401750 <strlen@plt>
  40d768:	mov	x22, x0
  40d76c:	mov	x0, x20
  40d770:	bl	401750 <strlen@plt>
  40d774:	mov	x21, x0
  40d778:	add	w8, w22, w21
  40d77c:	add	w0, w8, #0x2
  40d780:	bl	4016e0 <_Znam@plt>
  40d784:	ldr	w23, [x24, #8]
  40d788:	str	x0, [x24]
  40d78c:	mov	x1, x19
  40d790:	mov	x25, x0
  40d794:	sub	w24, w22, w23
  40d798:	mov	x2, x24
  40d79c:	bl	401700 <memcpy@plt>
  40d7a0:	add	x24, x25, x24
  40d7a4:	cbz	w23, 40d7e0 <_ZdlPvm@@Base+0x5d8>
  40d7a8:	and	x2, x21, #0xffffffff
  40d7ac:	mov	x0, x24
  40d7b0:	mov	x1, x20
  40d7b4:	bl	401700 <memcpy@plt>
  40d7b8:	add	x20, x24, w21, uxtw
  40d7bc:	mov	w8, #0x3a                  	// #58
  40d7c0:	add	x9, x19, w22, uxtw
  40d7c4:	strb	w8, [x20], #1
  40d7c8:	sub	x1, x9, x23
  40d7cc:	mov	x0, x20
  40d7d0:	mov	x2, x23
  40d7d4:	bl	401700 <memcpy@plt>
  40d7d8:	add	x8, x20, x23
  40d7dc:	b	40d7fc <_ZdlPvm@@Base+0x5f4>
  40d7e0:	mov	w8, #0x3a                  	// #58
  40d7e4:	strb	w8, [x24], #1
  40d7e8:	and	x2, x21, #0xffffffff
  40d7ec:	mov	x0, x24
  40d7f0:	mov	x1, x20
  40d7f4:	bl	401700 <memcpy@plt>
  40d7f8:	add	x8, x24, w21, uxtw
  40d7fc:	strb	wzr, [x8]
  40d800:	cbz	x19, 40d820 <_ZdlPvm@@Base+0x618>
  40d804:	mov	x0, x19
  40d808:	ldp	x20, x19, [sp, #64]
  40d80c:	ldp	x22, x21, [sp, #48]
  40d810:	ldp	x24, x23, [sp, #32]
  40d814:	ldr	x25, [sp, #16]
  40d818:	ldp	x29, x30, [sp], #80
  40d81c:	b	401950 <_ZdaPv@plt>
  40d820:	ldp	x20, x19, [sp, #64]
  40d824:	ldp	x22, x21, [sp, #48]
  40d828:	ldp	x24, x23, [sp, #32]
  40d82c:	ldr	x25, [sp, #16]
  40d830:	ldp	x29, x30, [sp], #80
  40d834:	ret
  40d838:	sub	sp, sp, #0x70
  40d83c:	stp	x29, x30, [sp, #16]
  40d840:	stp	x28, x27, [sp, #32]
  40d844:	stp	x26, x25, [sp, #48]
  40d848:	stp	x24, x23, [sp, #64]
  40d84c:	stp	x22, x21, [sp, #80]
  40d850:	stp	x20, x19, [sp, #96]
  40d854:	add	x29, sp, #0x10
  40d858:	mov	x19, x2
  40d85c:	mov	x20, x1
  40d860:	mov	x21, x0
  40d864:	cbnz	x1, 40d878 <_ZdlPvm@@Base+0x670>
  40d868:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40d86c:	add	x1, x1, #0x671
  40d870:	mov	w0, #0x61                  	// #97
  40d874:	bl	40720c <sqrt@plt+0x574c>
  40d878:	ldrb	w8, [x20]
  40d87c:	cmp	w8, #0x2f
  40d880:	b.eq	40d97c <_ZdlPvm@@Base+0x774>  // b.none
  40d884:	ldr	x23, [x21]
  40d888:	ldrb	w8, [x23]
  40d88c:	cbz	w8, 40d97c <_ZdlPvm@@Base+0x774>
  40d890:	mov	x0, x20
  40d894:	str	x19, [sp, #8]
  40d898:	bl	401750 <strlen@plt>
  40d89c:	and	x8, x0, #0xffffffff
  40d8a0:	mov	x27, #0x1                   	// #1
  40d8a4:	adrp	x21, 410000 <_ZdlPvm@@Base+0x2df8>
  40d8a8:	movk	x27, #0x8000, lsl #32
  40d8ac:	mov	w28, #0x2f                  	// #47
  40d8b0:	add	x19, x8, #0x1
  40d8b4:	add	x21, x21, #0x28
  40d8b8:	mov	w1, #0x3a                  	// #58
  40d8bc:	mov	x0, x23
  40d8c0:	bl	401800 <strchr@plt>
  40d8c4:	mov	x22, x0
  40d8c8:	cbnz	x0, 40d8d8 <_ZdlPvm@@Base+0x6d0>
  40d8cc:	mov	x0, x23
  40d8d0:	bl	401750 <strlen@plt>
  40d8d4:	add	x22, x23, x0
  40d8d8:	subs	x24, x22, x23
  40d8dc:	b.ls	40d904 <_ZdlPvm@@Base+0x6fc>  // b.plast
  40d8e0:	ldurb	w8, [x22, #-1]
  40d8e4:	mov	w9, #0x1                   	// #1
  40d8e8:	cmp	x8, #0x3f
  40d8ec:	lsl	x8, x9, x8
  40d8f0:	cset	w9, hi  // hi = pmore
  40d8f4:	tst	x8, x27
  40d8f8:	cset	w8, eq  // eq = none
  40d8fc:	orr	w26, w9, w8
  40d900:	b	40d908 <_ZdlPvm@@Base+0x700>
  40d904:	mov	w26, wzr
  40d908:	add	x8, x19, x24
  40d90c:	add	x0, x8, x26
  40d910:	bl	4016e0 <_Znam@plt>
  40d914:	mov	x1, x23
  40d918:	mov	x2, x24
  40d91c:	mov	x25, x0
  40d920:	bl	401700 <memcpy@plt>
  40d924:	cbz	w26, 40d92c <_ZdlPvm@@Base+0x724>
  40d928:	strb	w28, [x25, x24]
  40d92c:	add	x8, x25, x24
  40d930:	add	x0, x8, x26
  40d934:	mov	x1, x20
  40d938:	bl	401820 <strcpy@plt>
  40d93c:	mov	x0, x25
  40d940:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40d944:	mov	x24, x0
  40d948:	mov	x0, x25
  40d94c:	bl	401950 <_ZdaPv@plt>
  40d950:	mov	x0, x24
  40d954:	mov	x1, x21
  40d958:	bl	401980 <fopen@plt>
  40d95c:	cbnz	x0, 40d9a8 <_ZdlPvm@@Base+0x7a0>
  40d960:	mov	x0, x24
  40d964:	bl	4017e0 <free@plt>
  40d968:	ldrb	w8, [x22], #1
  40d96c:	mov	x23, x22
  40d970:	cbnz	w8, 40d8b8 <_ZdlPvm@@Base+0x6b0>
  40d974:	mov	x23, xzr
  40d978:	b	40d9c4 <_ZdlPvm@@Base+0x7bc>
  40d97c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x2df8>
  40d980:	add	x1, x1, #0x28
  40d984:	mov	x0, x20
  40d988:	bl	401980 <fopen@plt>
  40d98c:	mov	x23, x0
  40d990:	cbz	x0, 40d9c4 <_ZdlPvm@@Base+0x7bc>
  40d994:	cbz	x19, 40d9c4 <_ZdlPvm@@Base+0x7bc>
  40d998:	mov	x0, x20
  40d99c:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40d9a0:	str	x0, [x19]
  40d9a4:	b	40d9c4 <_ZdlPvm@@Base+0x7bc>
  40d9a8:	ldr	x8, [sp, #8]
  40d9ac:	mov	x23, x0
  40d9b0:	cbz	x8, 40d9bc <_ZdlPvm@@Base+0x7b4>
  40d9b4:	str	x24, [x8]
  40d9b8:	b	40d9c4 <_ZdlPvm@@Base+0x7bc>
  40d9bc:	mov	x0, x24
  40d9c0:	bl	4017e0 <free@plt>
  40d9c4:	mov	x0, x23
  40d9c8:	ldp	x20, x19, [sp, #96]
  40d9cc:	ldp	x22, x21, [sp, #80]
  40d9d0:	ldp	x24, x23, [sp, #64]
  40d9d4:	ldp	x26, x25, [sp, #48]
  40d9d8:	ldp	x28, x27, [sp, #32]
  40d9dc:	ldp	x29, x30, [sp, #16]
  40d9e0:	add	sp, sp, #0x70
  40d9e4:	ret
  40d9e8:	stp	x29, x30, [sp, #-96]!
  40d9ec:	stp	x28, x27, [sp, #16]
  40d9f0:	stp	x26, x25, [sp, #32]
  40d9f4:	stp	x24, x23, [sp, #48]
  40d9f8:	stp	x22, x21, [sp, #64]
  40d9fc:	stp	x20, x19, [sp, #80]
  40da00:	mov	x29, sp
  40da04:	adrp	x8, 410000 <_ZdlPvm@@Base+0x2df8>
  40da08:	add	x8, x8, #0x28
  40da0c:	cmp	x3, #0x0
  40da10:	csel	x21, x8, x3, eq  // eq = none
  40da14:	mov	x20, x1
  40da18:	mov	x22, x0
  40da1c:	mov	w1, #0x72                  	// #114
  40da20:	mov	x0, x21
  40da24:	mov	x19, x2
  40da28:	bl	401800 <strchr@plt>
  40da2c:	mov	x23, x0
  40da30:	cbz	x20, 40db60 <_ZdlPvm@@Base+0x958>
  40da34:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x1df8>
  40da38:	add	x1, x1, #0xbd2
  40da3c:	mov	x0, x20
  40da40:	bl	401990 <strcmp@plt>
  40da44:	cbz	w0, 40db60 <_ZdlPvm@@Base+0x958>
  40da48:	cbz	x23, 40dbc0 <_ZdlPvm@@Base+0x9b8>
  40da4c:	ldrb	w8, [x20]
  40da50:	cmp	w8, #0x2f
  40da54:	b.eq	40dbc0 <_ZdlPvm@@Base+0x9b8>  // b.none
  40da58:	ldr	x23, [x22]
  40da5c:	ldrb	w8, [x23]
  40da60:	cbz	w8, 40dbc0 <_ZdlPvm@@Base+0x9b8>
  40da64:	mov	x0, x20
  40da68:	bl	401750 <strlen@plt>
  40da6c:	and	x8, x0, #0xffffffff
  40da70:	add	x28, x8, #0x1
  40da74:	mov	w26, #0x2f                  	// #47
  40da78:	mov	w1, #0x3a                  	// #58
  40da7c:	mov	x0, x23
  40da80:	bl	401800 <strchr@plt>
  40da84:	mov	x22, x0
  40da88:	cbnz	x0, 40da98 <_ZdlPvm@@Base+0x890>
  40da8c:	mov	x0, x23
  40da90:	bl	401750 <strlen@plt>
  40da94:	add	x22, x23, x0
  40da98:	subs	x24, x22, x23
  40da9c:	b.ls	40dacc <_ZdlPvm@@Base+0x8c4>  // b.plast
  40daa0:	ldurb	w8, [x22, #-1]
  40daa4:	mov	w9, #0x1                   	// #1
  40daa8:	mov	x10, #0x1                   	// #1
  40daac:	movk	x10, #0x8000, lsl #32
  40dab0:	cmp	x8, #0x3f
  40dab4:	lsl	x8, x9, x8
  40dab8:	cset	w9, hi  // hi = pmore
  40dabc:	tst	x8, x10
  40dac0:	cset	w8, eq  // eq = none
  40dac4:	orr	w27, w9, w8
  40dac8:	b	40dad0 <_ZdlPvm@@Base+0x8c8>
  40dacc:	mov	w27, wzr
  40dad0:	add	x8, x28, x24
  40dad4:	add	x0, x8, x27
  40dad8:	bl	4016e0 <_Znam@plt>
  40dadc:	mov	x1, x23
  40dae0:	mov	x2, x24
  40dae4:	mov	x25, x0
  40dae8:	bl	401700 <memcpy@plt>
  40daec:	cbz	w27, 40daf4 <_ZdlPvm@@Base+0x8ec>
  40daf0:	strb	w26, [x25, x24]
  40daf4:	add	x8, x25, x24
  40daf8:	add	x0, x8, x27
  40dafc:	mov	x1, x20
  40db00:	bl	401820 <strcpy@plt>
  40db04:	mov	x0, x25
  40db08:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40db0c:	mov	x24, x0
  40db10:	mov	x0, x25
  40db14:	bl	401950 <_ZdaPv@plt>
  40db18:	mov	x0, x24
  40db1c:	mov	x1, x21
  40db20:	bl	401980 <fopen@plt>
  40db24:	cbnz	x0, 40dbe8 <_ZdlPvm@@Base+0x9e0>
  40db28:	bl	401960 <__errno_location@plt>
  40db2c:	ldr	w27, [x0]
  40db30:	mov	x25, x0
  40db34:	mov	x0, x24
  40db38:	bl	4017e0 <free@plt>
  40db3c:	cmp	w27, #0x2
  40db40:	b.ne	40dbf8 <_ZdlPvm@@Base+0x9f0>  // b.any
  40db44:	ldrb	w8, [x22], #1
  40db48:	mov	x23, x22
  40db4c:	cbnz	w8, 40da78 <_ZdlPvm@@Base+0x870>
  40db50:	mov	x23, xzr
  40db54:	mov	w8, #0x2                   	// #2
  40db58:	str	w8, [x25]
  40db5c:	b	40dba0 <_ZdlPvm@@Base+0x998>
  40db60:	cbz	x19, 40db84 <_ZdlPvm@@Base+0x97c>
  40db64:	adrp	x8, 410000 <_ZdlPvm@@Base+0x2df8>
  40db68:	adrp	x9, 410000 <_ZdlPvm@@Base+0x2df8>
  40db6c:	add	x8, x8, #0x698
  40db70:	add	x9, x9, #0x692
  40db74:	cmp	x23, #0x0
  40db78:	csel	x0, x9, x8, ne  // ne = any
  40db7c:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40db80:	str	x0, [x19]
  40db84:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40db88:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40db8c:	add	x8, x8, #0x238
  40db90:	add	x9, x9, #0x240
  40db94:	cmp	x23, #0x0
  40db98:	csel	x8, x8, x9, ne  // ne = any
  40db9c:	ldr	x23, [x8]
  40dba0:	mov	x0, x23
  40dba4:	ldp	x20, x19, [sp, #80]
  40dba8:	ldp	x22, x21, [sp, #64]
  40dbac:	ldp	x24, x23, [sp, #48]
  40dbb0:	ldp	x26, x25, [sp, #32]
  40dbb4:	ldp	x28, x27, [sp, #16]
  40dbb8:	ldp	x29, x30, [sp], #96
  40dbbc:	ret
  40dbc0:	mov	x0, x20
  40dbc4:	mov	x1, x21
  40dbc8:	bl	401980 <fopen@plt>
  40dbcc:	mov	x23, x0
  40dbd0:	cbz	x0, 40dba0 <_ZdlPvm@@Base+0x998>
  40dbd4:	cbz	x19, 40dba0 <_ZdlPvm@@Base+0x998>
  40dbd8:	mov	x0, x20
  40dbdc:	bl	40dc10 <_ZdlPvm@@Base+0xa08>
  40dbe0:	str	x0, [x19]
  40dbe4:	b	40dba0 <_ZdlPvm@@Base+0x998>
  40dbe8:	mov	x23, x0
  40dbec:	cbz	x19, 40dc04 <_ZdlPvm@@Base+0x9fc>
  40dbf0:	str	x24, [x19]
  40dbf4:	b	40dba0 <_ZdlPvm@@Base+0x998>
  40dbf8:	mov	x23, xzr
  40dbfc:	str	w27, [x25]
  40dc00:	b	40dba0 <_ZdlPvm@@Base+0x998>
  40dc04:	mov	x0, x24
  40dc08:	bl	4017e0 <free@plt>
  40dc0c:	b	40dba0 <_ZdlPvm@@Base+0x998>
  40dc10:	cbz	x0, 40dc40 <_ZdlPvm@@Base+0xa38>
  40dc14:	stp	x29, x30, [sp, #-32]!
  40dc18:	str	x19, [sp, #16]
  40dc1c:	mov	x29, sp
  40dc20:	mov	x19, x0
  40dc24:	bl	401750 <strlen@plt>
  40dc28:	add	x0, x0, #0x1
  40dc2c:	bl	4019b0 <malloc@plt>
  40dc30:	mov	x1, x19
  40dc34:	bl	401820 <strcpy@plt>
  40dc38:	ldr	x19, [sp, #16]
  40dc3c:	ldp	x29, x30, [sp], #32
  40dc40:	ret
  40dc44:	sub	sp, sp, #0x80
  40dc48:	stp	x29, x30, [sp, #32]
  40dc4c:	stp	x28, x27, [sp, #48]
  40dc50:	stp	x26, x25, [sp, #64]
  40dc54:	stp	x24, x23, [sp, #80]
  40dc58:	stp	x22, x21, [sp, #96]
  40dc5c:	stp	x20, x19, [sp, #112]
  40dc60:	add	x29, sp, #0x20
  40dc64:	mov	x19, x0
  40dc68:	cbz	x1, 40dd3c <_ZdlPvm@@Base+0xb34>
  40dc6c:	ldrb	w27, [x1]
  40dc70:	mov	x20, x1
  40dc74:	cbz	w27, 40dd44 <_ZdlPvm@@Base+0xb3c>
  40dc78:	adrp	x25, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dc7c:	ldr	x8, [x25, #1072]
  40dc80:	mov	w28, w2
  40dc84:	adrp	x21, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dc88:	cbnz	x8, 40dccc <_ZdlPvm@@Base+0xac4>
  40dc8c:	mov	w8, #0x65                  	// #101
  40dc90:	mov	w0, #0x328                 	// #808
  40dc94:	str	w8, [x21, #1084]
  40dc98:	bl	4016e0 <_Znam@plt>
  40dc9c:	mov	w8, #0x8                   	// #8
  40dca0:	str	x0, [x25, #1072]
  40dca4:	str	xzr, [x0]
  40dca8:	ldr	x9, [x25, #1072]
  40dcac:	str	xzr, [x9, x8]
  40dcb0:	add	x8, x8, #0x8
  40dcb4:	cmp	x8, #0x328
  40dcb8:	b.ne	40dca8 <_ZdlPvm@@Base+0xaa0>  // b.any
  40dcbc:	adrp	x8, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dcc0:	str	wzr, [x8, #1080]
  40dcc4:	ldrb	w27, [x20]
  40dcc8:	cbz	w27, 40dcf4 <_ZdlPvm@@Base+0xaec>
  40dccc:	ldrb	w9, [x20, #1]
  40dcd0:	cbz	w9, 40dcf4 <_ZdlPvm@@Base+0xaec>
  40dcd4:	ldrb	w8, [x20, #2]
  40dcd8:	add	w27, w9, w27, lsl #7
  40dcdc:	cbz	w8, 40dcf4 <_ZdlPvm@@Base+0xaec>
  40dce0:	add	x9, x20, #0x3
  40dce4:	lsl	w10, w27, #4
  40dce8:	add	w27, w10, w8, uxtb
  40dcec:	ldrb	w8, [x9], #1
  40dcf0:	cbnz	w8, 40dce4 <_ZdlPvm@@Base+0xadc>
  40dcf4:	ldrsw	x26, [x21, #1084]
  40dcf8:	ldr	x22, [x25, #1072]
  40dcfc:	udiv	w8, w27, w26
  40dd00:	msub	w8, w8, w26, w27
  40dd04:	add	x24, x22, w8, uxtw #3
  40dd08:	ldr	x23, [x24]
  40dd0c:	cbz	x23, 40dd34 <_ZdlPvm@@Base+0xb2c>
  40dd10:	add	x21, x22, x26, lsl #3
  40dd14:	mov	x0, x20
  40dd18:	mov	x1, x23
  40dd1c:	bl	401990 <strcmp@plt>
  40dd20:	cbz	w0, 40dda4 <_ZdlPvm@@Base+0xb9c>
  40dd24:	cmp	x24, x22
  40dd28:	csel	x24, x21, x24, eq  // eq = none
  40dd2c:	ldr	x23, [x24, #-8]!
  40dd30:	cbnz	x23, 40dd14 <_ZdlPvm@@Base+0xb0c>
  40dd34:	cmp	w28, #0x2
  40dd38:	b.ne	40dd54 <_ZdlPvm@@Base+0xb4c>  // b.any
  40dd3c:	str	xzr, [x19]
  40dd40:	b	40df48 <_ZdlPvm@@Base+0xd40>
  40dd44:	adrp	x8, 40e000 <_ZdlPvm@@Base+0xdf8>
  40dd48:	add	x8, x8, #0x623
  40dd4c:	str	x8, [x19]
  40dd50:	b	40df48 <_ZdlPvm@@Base+0xd40>
  40dd54:	adrp	x23, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dd58:	ldr	w8, [x23, #1080]
  40dd5c:	sub	w9, w26, #0x1
  40dd60:	stur	w28, [x29, #-12]
  40dd64:	and	x28, x26, #0xffffffff
  40dd68:	cmp	w8, w9
  40dd6c:	b.ge	40dd8c <_ZdlPvm@@Base+0xb84>  // b.tcont
  40dd70:	adrp	x9, 410000 <_ZdlPvm@@Base+0x2df8>
  40dd74:	ldr	d0, [x9, #1696]
  40dd78:	scvtf	d2, w28
  40dd7c:	scvtf	d1, w8
  40dd80:	fmul	d0, d2, d0
  40dd84:	fcmp	d0, d1
  40dd88:	b.hi	40deb4 <_ZdlPvm@@Base+0xcac>  // b.pmore
  40dd8c:	cmp	w26, #0x1f7
  40dd90:	str	x19, [sp, #8]
  40dd94:	b.cs	40ddac <_ZdlPvm@@Base+0xba4>  // b.hs, b.nlast
  40dd98:	mov	w26, #0x1f7                 	// #503
  40dd9c:	adrp	x21, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dda0:	b	40de00 <_ZdlPvm@@Base+0xbf8>
  40dda4:	str	x23, [x19]
  40dda8:	b	40df48 <_ZdlPvm@@Base+0xd40>
  40ddac:	adrp	x23, 410000 <_ZdlPvm@@Base+0x2df8>
  40ddb0:	adrp	x24, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ddb4:	adrp	x19, 410000 <_ZdlPvm@@Base+0x2df8>
  40ddb8:	mov	x21, xzr
  40ddbc:	add	x23, x23, #0x6a8
  40ddc0:	add	x24, x24, #0xf18
  40ddc4:	add	x19, x19, #0x6c4
  40ddc8:	cmp	x21, #0xf
  40ddcc:	b.ne	40dde4 <_ZdlPvm@@Base+0xbdc>  // b.any
  40ddd0:	mov	x0, x23
  40ddd4:	mov	x1, x24
  40ddd8:	mov	x2, x24
  40dddc:	mov	x3, x24
  40dde0:	bl	4080dc <sqrt@plt+0x661c>
  40dde4:	add	x8, x19, x21, lsl #2
  40dde8:	ldr	w26, [x8, #8]
  40ddec:	add	x21, x21, #0x1
  40ddf0:	cmp	w26, w28
  40ddf4:	b.ls	40ddc8 <_ZdlPvm@@Base+0xbc0>  // b.plast
  40ddf8:	adrp	x21, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40ddfc:	adrp	x23, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40de00:	sxtw	x8, w26
  40de04:	sbfiz	x9, x26, #3, #32
  40de08:	cmp	xzr, x8, lsr #61
  40de0c:	csinv	x0, x9, xzr, eq  // eq = none
  40de10:	str	w26, [x21, #1084]
  40de14:	str	wzr, [x23, #1080]
  40de18:	bl	4016e0 <_Znam@plt>
  40de1c:	cmp	w26, #0x1
  40de20:	str	x0, [x25, #1072]
  40de24:	b.lt	40de50 <_ZdlPvm@@Base+0xc48>  // b.tstop
  40de28:	cmp	w26, #0x1
  40de2c:	str	xzr, [x0]
  40de30:	b.eq	40de50 <_ZdlPvm@@Base+0xc48>  // b.none
  40de34:	mov	w8, w26
  40de38:	mov	w9, #0x1                   	// #1
  40de3c:	ldr	x10, [x25, #1072]
  40de40:	str	xzr, [x10, x9, lsl #3]
  40de44:	add	x9, x9, #0x1
  40de48:	cmp	x8, x9
  40de4c:	b.ne	40de3c <_ZdlPvm@@Base+0xc34>  // b.any
  40de50:	add	x8, x22, x28, lsl #3
  40de54:	sub	x19, x8, #0x8
  40de58:	cmp	x19, x22
  40de5c:	b.cc	40de74 <_ZdlPvm@@Base+0xc6c>  // b.lo, b.ul, b.last
  40de60:	ldr	x1, [x19], #-8
  40de64:	sub	x0, x29, #0x8
  40de68:	mov	w2, #0x1                   	// #1
  40de6c:	bl	40dc44 <_ZdlPvm@@Base+0xa3c>
  40de70:	b	40de58 <_ZdlPvm@@Base+0xc50>
  40de74:	cbz	x22, 40de80 <_ZdlPvm@@Base+0xc78>
  40de78:	mov	x0, x22
  40de7c:	bl	401950 <_ZdaPv@plt>
  40de80:	ldrsw	x9, [x21, #1084]
  40de84:	ldr	x8, [x25, #1072]
  40de88:	ldr	x19, [sp, #8]
  40de8c:	udiv	w10, w27, w9
  40de90:	msub	w10, w10, w9, w27
  40de94:	add	x24, x8, w10, uxtw #3
  40de98:	ldr	x10, [x24]
  40de9c:	cbz	x10, 40deb4 <_ZdlPvm@@Base+0xcac>
  40dea0:	add	x9, x8, x9, lsl #3
  40dea4:	cmp	x24, x8
  40dea8:	csel	x24, x9, x24, eq  // eq = none
  40deac:	ldr	x10, [x24, #-8]!
  40deb0:	cbnz	x10, 40dea4 <_ZdlPvm@@Base+0xc9c>
  40deb4:	ldr	w8, [x23, #1080]
  40deb8:	ldur	w9, [x29, #-12]
  40debc:	add	w8, w8, #0x1
  40dec0:	cmp	w9, #0x1
  40dec4:	str	w8, [x23, #1080]
  40dec8:	b.ne	40ded8 <_ZdlPvm@@Base+0xcd0>  // b.any
  40decc:	str	x20, [x24]
  40ded0:	str	x20, [x19]
  40ded4:	b	40df48 <_ZdlPvm@@Base+0xd40>
  40ded8:	mov	x0, x20
  40dedc:	bl	401750 <strlen@plt>
  40dee0:	adrp	x21, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40dee4:	mov	x8, x0
  40dee8:	ldr	x0, [x21, #1088]
  40deec:	add	w23, w8, #0x1
  40def0:	adrp	x22, 427000 <stderr@@GLIBC_2.17+0x1db8>
  40def4:	cbz	x0, 40df04 <_ZdlPvm@@Base+0xcfc>
  40def8:	ldr	w8, [x22, #1096]
  40defc:	cmp	w8, w23
  40df00:	b.ge	40df1c <_ZdlPvm@@Base+0xd14>  // b.tcont
  40df04:	cmp	w23, #0x400
  40df08:	mov	w8, #0x400                 	// #1024
  40df0c:	csel	w0, w23, w8, gt
  40df10:	str	w0, [x22, #1096]
  40df14:	bl	4016e0 <_Znam@plt>
  40df18:	str	x0, [x21, #1088]
  40df1c:	mov	x1, x20
  40df20:	bl	401820 <strcpy@plt>
  40df24:	ldr	x8, [x21, #1088]
  40df28:	str	x8, [x24]
  40df2c:	str	x8, [x19]
  40df30:	ldr	x8, [x21, #1088]
  40df34:	ldr	w9, [x22, #1096]
  40df38:	add	x8, x8, w23, sxtw
  40df3c:	sub	w9, w9, w23
  40df40:	str	x8, [x21, #1088]
  40df44:	str	w9, [x22, #1096]
  40df48:	ldp	x20, x19, [sp, #112]
  40df4c:	ldp	x22, x21, [sp, #96]
  40df50:	ldp	x24, x23, [sp, #80]
  40df54:	ldp	x26, x25, [sp, #64]
  40df58:	ldp	x28, x27, [sp, #48]
  40df5c:	ldp	x29, x30, [sp, #32]
  40df60:	add	sp, sp, #0x80
  40df64:	ret
  40df68:	stp	x29, x30, [sp, #-48]!
  40df6c:	str	x21, [sp, #16]
  40df70:	stp	x20, x19, [sp, #32]
  40df74:	mov	x29, sp
  40df78:	mov	x19, x1
  40df7c:	mov	x20, x0
  40df80:	bl	401750 <strlen@plt>
  40df84:	mov	x21, x0
  40df88:	mov	x0, x19
  40df8c:	bl	401750 <strlen@plt>
  40df90:	add	x8, x21, x0
  40df94:	add	x0, x8, #0x1
  40df98:	bl	4016e0 <_Znam@plt>
  40df9c:	mov	x1, x20
  40dfa0:	mov	x21, x0
  40dfa4:	bl	401820 <strcpy@plt>
  40dfa8:	mov	x1, x19
  40dfac:	bl	401a90 <strcat@plt>
  40dfb0:	add	x0, x29, #0x18
  40dfb4:	mov	x1, x21
  40dfb8:	mov	w2, wzr
  40dfbc:	bl	40dc44 <_ZdlPvm@@Base+0xa3c>
  40dfc0:	mov	x0, x21
  40dfc4:	bl	401950 <_ZdaPv@plt>
  40dfc8:	ldr	x0, [x29, #24]
  40dfcc:	ldp	x20, x19, [sp, #32]
  40dfd0:	ldr	x21, [sp, #16]
  40dfd4:	ldp	x29, x30, [sp], #48
  40dfd8:	ret
  40dfdc:	ldrb	w8, [x0]
  40dfe0:	cmp	w8, #0x75
  40dfe4:	b.ne	40e09c <_ZdlPvm@@Base+0xe94>  // b.any
  40dfe8:	add	x0, x0, #0x1
  40dfec:	adrp	x8, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dff0:	adrp	x9, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dff4:	adrp	x10, 425000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dff8:	add	x8, x8, #0x810
  40dffc:	add	x9, x9, #0x710
  40e000:	add	x10, x10, #0x510
  40e004:	mov	x11, x0
  40e008:	mov	x12, x11
  40e00c:	ldrb	w13, [x11], #1
  40e010:	mov	w14, wzr
  40e014:	mov	w15, w13
  40e018:	and	x15, x15, #0xff
  40e01c:	ldrb	w16, [x8, x15]
  40e020:	cbz	w16, 40e09c <_ZdlPvm@@Base+0xe94>
  40e024:	ldrb	w16, [x9, x15]
  40e028:	cbz	w16, 40e034 <_ZdlPvm@@Base+0xe2c>
  40e02c:	mov	w16, #0xffffffd0            	// #-48
  40e030:	b	40e040 <_ZdlPvm@@Base+0xe38>
  40e034:	ldrb	w16, [x10, x15]
  40e038:	cbz	w16, 40e09c <_ZdlPvm@@Base+0xe94>
  40e03c:	mov	w16, #0xffffffc9            	// #-55
  40e040:	add	w14, w16, w14, lsl #4
  40e044:	add	w14, w14, w15
  40e048:	cmp	w14, #0x110, lsl #12
  40e04c:	b.ge	40e09c <_ZdlPvm@@Base+0xe94>  // b.tcont
  40e050:	ldrb	w15, [x11], #1
  40e054:	cmp	w15, #0x5f
  40e058:	b.eq	40e060 <_ZdlPvm@@Base+0xe58>  // b.none
  40e05c:	cbnz	w15, 40e018 <_ZdlPvm@@Base+0xe10>
  40e060:	orr	w16, w14, #0x400
  40e064:	lsr	w16, w16, #10
  40e068:	cmp	w16, #0x37
  40e06c:	b.eq	40e09c <_ZdlPvm@@Base+0xe94>  // b.none
  40e070:	cmp	w14, #0x10, lsl #12
  40e074:	b.lt	40e084 <_ZdlPvm@@Base+0xe7c>  // b.tstop
  40e078:	cmp	w13, #0x30
  40e07c:	b.ne	40e094 <_ZdlPvm@@Base+0xe8c>  // b.any
  40e080:	b	40e09c <_ZdlPvm@@Base+0xe94>
  40e084:	sub	x13, x11, #0x1
  40e088:	sub	x12, x13, x12
  40e08c:	cmp	x12, #0x4
  40e090:	b.ne	40e09c <_ZdlPvm@@Base+0xe94>  // b.any
  40e094:	cbnz	w15, 40e008 <_ZdlPvm@@Base+0xe00>
  40e098:	ret
  40e09c:	mov	x0, xzr
  40e0a0:	ret
  40e0a4:	nop
  40e0a8:	stp	x29, x30, [sp, #-64]!
  40e0ac:	mov	x29, sp
  40e0b0:	stp	x19, x20, [sp, #16]
  40e0b4:	adrp	x20, 422000 <_ZdlPvm@@Base+0x14df8>
  40e0b8:	add	x20, x20, #0xd10
  40e0bc:	stp	x21, x22, [sp, #32]
  40e0c0:	adrp	x21, 422000 <_ZdlPvm@@Base+0x14df8>
  40e0c4:	add	x21, x21, #0xcb8
  40e0c8:	sub	x20, x20, x21
  40e0cc:	mov	w22, w0
  40e0d0:	stp	x23, x24, [sp, #48]
  40e0d4:	mov	x23, x1
  40e0d8:	mov	x24, x2
  40e0dc:	bl	4016a0 <_Znam@plt-0x40>
  40e0e0:	cmp	xzr, x20, asr #3
  40e0e4:	b.eq	40e110 <_ZdlPvm@@Base+0xf08>  // b.none
  40e0e8:	asr	x20, x20, #3
  40e0ec:	mov	x19, #0x0                   	// #0
  40e0f0:	ldr	x3, [x21, x19, lsl #3]
  40e0f4:	mov	x2, x24
  40e0f8:	add	x19, x19, #0x1
  40e0fc:	mov	x1, x23
  40e100:	mov	w0, w22
  40e104:	blr	x3
  40e108:	cmp	x20, x19
  40e10c:	b.ne	40e0f0 <_ZdlPvm@@Base+0xee8>  // b.any
  40e110:	ldp	x19, x20, [sp, #16]
  40e114:	ldp	x21, x22, [sp, #32]
  40e118:	ldp	x23, x24, [sp, #48]
  40e11c:	ldp	x29, x30, [sp], #64
  40e120:	ret
  40e124:	nop
  40e128:	ret

Disassembly of section .fini:

000000000040e12c <.fini>:
  40e12c:	stp	x29, x30, [sp, #-16]!
  40e130:	mov	x29, sp
  40e134:	ldp	x29, x30, [sp], #16
  40e138:	ret
