---
source: vcd-oxide-parser/src/lib.rs
assertion_line: 279
expression: ast
---
ValueChangeDumpDefinition {
    declaration_commands: [
        Date(
            DeclarationDate {
                value: "Fri Jan 27 10:13:28 2023",
            },
        ),
        Version(
            DeclarationVersion {
                value: "Icarus Verilog",
            },
        ),
        Timescale(
            DeclarationTimescale {
                time_number: 1,
                time_unit: "s",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "\"",
                reference: "io_uart_csr_reg [31:0]",
            },
        ),
        Scope(
            DeclarationScope {
                scope_type: "module",
                scope_identifier: "NextCoreTest",
            },
        ),
        Scope(
            DeclarationScope {
                scope_type: "module",
                scope_identifier: "NextCoreTest2",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "!",
                reference: "io_uart_io_reg [31:0]",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "\"",
                reference: "io_uart_csr_reg [31:0]",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "#",
                reference: "io_gpio_io_reg [31:0]",
            },
        ),
        Upscope,
        Scope(
            DeclarationScope {
                scope_type: "module",
                scope_identifier: "NextCoreTest3",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "$",
                reference: "io_uart_io_reg3 [31:0]",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "^",
                reference: "io_uart_csr_reg3 [31:0]",
            },
        ),
        Var(
            DeclarationVar {
                var_type: "wire",
                size: 32,
                identifier_code: "&",
                reference: "io_gpio_io_reg3 [31:0]",
            },
        ),
        Upscope,
        Upscope,
        EndDefinitions,
    ],
    simulation_commands: [
        KeywordCommand(
            SimulationKeywordCommand {
                ty: DumpAll,
                value_changes: [
                    Vector(
                        Binary(
                            BinaryVectorValueChange {
                                value: "b10000",
                                identifier_code: "M#",
                            },
                        ),
                    ),
                    Vector(
                        Binary(
                            BinaryVectorValueChange {
                                value: "b1000",
                                identifier_code: "J#",
                            },
                        ),
                    ),
                ],
            },
        ),
    ],
}
