// Seed: 836585030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output tri id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_19 = 1 == id_7;
  tri1 id_20 = id_15 != 1;
  parameter id_21 = 1;
  supply0 id_22 = id_20 == -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri _id_4,
    input supply0 id_5,
    output uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    output supply1 id_10
);
  wire [-1 : (  id_4  )] id_12 = id_0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13 = id_4;
endmodule
