{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 11:38:36 2024 " "Info: Processing started: Fri May 31 11:38:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab13_G06 -c lab13_G06 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab13_G06 -c lab13_G06" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab13_g06.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab13_g06.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab13_G06 " "Info: Found entity 1: lab13_G06" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab13_G06 " "Info: Elaborating entity \"lab13_G06\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab13_G06.v(44) " "Warning (10230): Verilog HDL assignment warning at lab13_G06.v(44): truncated value with size 32 to match size of target (25)" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab13_G06.v(59) " "Warning (10230): Verilog HDL assignment warning at lab13_G06.v(59): truncated value with size 32 to match size of target (4)" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab13_G06.v(62) " "Warning (10230): Verilog HDL assignment warning at lab13_G06.v(62): truncated value with size 32 to match size of target (4)" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab13_G06.v(65) " "Warning (10230): Verilog HDL assignment warning at lab13_G06.v(65): truncated value with size 32 to match size of target (4)" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab13_G06.v(68) " "Warning (10230): Verilog HDL assignment warning at lab13_G06.v(68): truncated value with size 32 to match size of target (4)" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[7\] VCC " "Warning (13410): Pin \"hex0\[7\]\" is stuck at VCC" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[7\] VCC " "Warning (13410): Pin \"hex1\[7\]\" is stuck at VCC" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[7\] GND " "Warning (13410): Pin \"hex2\[7\]\" is stuck at GND" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex3\[7\] VCC " "Warning (13410): Pin \"hex3\[7\]\" is stuck at VCC" {  } { { "lab13_G06.v" "" { Text "C:/altera/91sp2/quartus/lab13_G06/lab13_G06.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Info: Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 11:38:37 2024 " "Info: Processing ended: Fri May 31 11:38:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
