#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001892a624e80 .scope module, "ALU" "ALU" 2 28;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_000001892a621be0 .param/l "DATA_WIDTH" 0 2 29, +C4<00000000000000000000000000100000>;
L_000001892a710690 .functor BUFZ 1, L_000001892a6dabf0, C4<0>, C4<0>, C4<0>;
v000001892a68faf0_0 .net *"_ivl_13", 0 0, L_000001892a6d9cf0;  1 drivers
v000001892a6901d0_0 .net *"_ivl_24", 0 0, L_000001892a710690;  1 drivers
v000001892a68fd70_0 .net *"_ivl_3", 0 0, L_000001892a68f7d0;  1 drivers
L_000001892a6910b8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001892a68fff0_0 .net/2u *"_ivl_6", 32 0, L_000001892a6910b8;  1 drivers
v000001892a68f870_0 .net *"_ivl_8", 0 0, L_000001892a68f9b0;  1 drivers
o000001892a637dd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001892a690770_0 .net "a", 31 0, o000001892a637dd8;  0 drivers
o000001892a637e08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001892a690270_0 .net "b", 31 0, o000001892a637e08;  0 drivers
o000001892a6377a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001892a690310_0 .net "control", 4 0, o000001892a6377a8;  0 drivers
v000001892a6906d0_0 .var "out", 31 0;
v000001892a68f550_0 .net "overflow_wire", 0 0, L_000001892a6dabf0;  1 drivers
v000001892a6903b0_0 .var "result", 32 0;
o000001892a637e98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001892a690f90_0 .net "statusIn", 3 0, o000001892a637e98;  0 drivers
v000001892a6904f0_0 .net "statusOut", 3 0, L_000001892a6da970;  1 drivers
E_000001892a6212a0 .event anyedge, v000001892a690f90_0, v000001892a690270_0, v000001892a690770_0, v000001892a61d840_0;
L_000001892a68f7d0 .part v000001892a6903b0_0, 32, 1;
L_000001892a68f9b0 .cmp/eq 33, v000001892a6903b0_0, L_000001892a6910b8;
L_000001892a6d9cf0 .part v000001892a6903b0_0, 31, 1;
L_000001892a6da650 .part o000001892a637dd8, 31, 1;
L_000001892a6d9750 .part o000001892a637e08, 31, 1;
L_000001892a6d9570 .part v000001892a6903b0_0, 31, 1;
L_000001892a6da970 .concat8 [ 1 1 1 1], L_000001892a68f7d0, L_000001892a68f9b0, L_000001892a6d9cf0, L_000001892a710690;
S_000001892a633f30 .scope module, "f" "overflow" 2 78, 2 82 0, S_000001892a624e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001892a61ce00 .functor OR 1, L_000001892a6d9d90, L_000001892a6d9890, C4<0>, C4<0>;
L_000001892a61d180 .functor NOT 1, L_000001892a6da650, C4<0>, C4<0>, C4<0>;
L_000001892a61ce70 .functor NOT 1, L_000001892a6d9750, C4<0>, C4<0>, C4<0>;
L_000001892a61d260 .functor AND 1, L_000001892a61d180, L_000001892a61ce70, C4<1>, C4<1>;
L_000001892a61cbd0 .functor AND 1, L_000001892a61d260, L_000001892a6d9570, C4<1>, C4<1>;
L_000001892a61d1f0 .functor AND 1, L_000001892a6da650, L_000001892a6d9750, C4<1>, C4<1>;
L_000001892a7103f0 .functor NOT 1, L_000001892a6d9570, C4<0>, C4<0>, C4<0>;
L_000001892a7108c0 .functor AND 1, L_000001892a61d1f0, L_000001892a7103f0, C4<1>, C4<1>;
L_000001892a710540 .functor OR 1, L_000001892a61cbd0, L_000001892a7108c0, C4<0>, C4<0>;
v000001892a61d840_0 .net "ALU_CNTRL", 4 0, o000001892a6377a8;  alias, 0 drivers
v000001892a61dfc0_0 .net *"_ivl_0", 31 0, L_000001892a6da830;  1 drivers
L_000001892a691190 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001892a61d980_0 .net *"_ivl_11", 26 0, L_000001892a691190;  1 drivers
L_000001892a6911d8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001892a61d5c0_0 .net/2u *"_ivl_12", 31 0, L_000001892a6911d8;  1 drivers
v000001892a61d660_0 .net *"_ivl_14", 0 0, L_000001892a6d9890;  1 drivers
v000001892a61d7a0_0 .net *"_ivl_16", 0 0, L_000001892a61ce00;  1 drivers
v000001892a61da20_0 .net *"_ivl_18", 0 0, L_000001892a61d180;  1 drivers
v000001892a61dac0_0 .net *"_ivl_20", 0 0, L_000001892a61ce70;  1 drivers
v000001892a6908b0_0 .net *"_ivl_22", 0 0, L_000001892a61d260;  1 drivers
v000001892a690090_0 .net *"_ivl_24", 0 0, L_000001892a61cbd0;  1 drivers
v000001892a690d10_0 .net *"_ivl_26", 0 0, L_000001892a61d1f0;  1 drivers
v000001892a690db0_0 .net *"_ivl_28", 0 0, L_000001892a7103f0;  1 drivers
L_000001892a691100 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001892a68fe10_0 .net *"_ivl_3", 26 0, L_000001892a691100;  1 drivers
v000001892a690130_0 .net *"_ivl_30", 0 0, L_000001892a7108c0;  1 drivers
v000001892a690450_0 .net *"_ivl_32", 0 0, L_000001892a710540;  1 drivers
L_000001892a691220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001892a68feb0_0 .net/2u *"_ivl_34", 0 0, L_000001892a691220;  1 drivers
L_000001892a691148 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001892a690e50_0 .net/2u *"_ivl_4", 31 0, L_000001892a691148;  1 drivers
v000001892a68fa50_0 .net *"_ivl_6", 0 0, L_000001892a6d9d90;  1 drivers
v000001892a68f5f0_0 .net *"_ivl_8", 31 0, L_000001892a6dafb0;  1 drivers
v000001892a690ef0_0 .net "a", 0 0, L_000001892a6da650;  1 drivers
v000001892a68fcd0_0 .net "b", 0 0, L_000001892a6d9750;  1 drivers
v000001892a68ff50_0 .net "overflow", 0 0, L_000001892a6dabf0;  alias, 1 drivers
v000001892a690810_0 .net "result", 0 0, L_000001892a6d9570;  1 drivers
L_000001892a6da830 .concat [ 5 27 0 0], o000001892a6377a8, L_000001892a691100;
L_000001892a6d9d90 .cmp/eq 32, L_000001892a6da830, L_000001892a691148;
L_000001892a6dafb0 .concat [ 5 27 0 0], o000001892a6377a8, L_000001892a691190;
L_000001892a6d9890 .cmp/eq 32, L_000001892a6dafb0, L_000001892a6911d8;
L_000001892a6dabf0 .functor MUXZ 1, L_000001892a691220, L_000001892a710540, L_000001892a61ce00, C4<>;
S_000001892a62a090 .scope module, "Register" "Register" 2 92;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_000001892a621ca0 .param/l "DATA_WIDTH" 0 2 93, +C4<00000000000000000000000000100000>;
o000001892a638018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001892a68f410_0 .net "D", 31 0, o000001892a638018;  0 drivers
v000001892a68fb90_0 .var "Q", 31 0;
o000001892a638078 .functor BUFZ 1, C4<z>; HiZ drive
v000001892a690590_0 .net "clock", 0 0, o000001892a638078;  0 drivers
E_000001892a621da0 .event posedge, v000001892a690590_0;
S_000001892a62a220 .scope module, "RegisterFile" "RegisterFile" 2 107;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_000001892a5f3290 .param/l "ADDRESS_WIDTH" 0 2 108, +C4<00000000000000000000000000000101>;
P_000001892a5f32c8 .param/l "DATA_WIDTH" 0 2 108, +C4<00000000000000000000000000100000>;
L_000001892a7105b0 .functor BUFZ 32, L_000001892a6d9930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001892a7109a0 .functor BUFZ 32, L_000001892a6dac90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001892a690630_0 .net *"_ivl_0", 31 0, L_000001892a6d9930;  1 drivers
v000001892a68f190_0 .net *"_ivl_10", 6 0, L_000001892a6daf10;  1 drivers
L_000001892a6912b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001892a68f0f0_0 .net *"_ivl_13", 1 0, L_000001892a6912b0;  1 drivers
v000001892a690bd0_0 .net *"_ivl_2", 6 0, L_000001892a6d9110;  1 drivers
L_000001892a691268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001892a690a90_0 .net *"_ivl_5", 1 0, L_000001892a691268;  1 drivers
v000001892a68fc30_0 .net *"_ivl_8", 31 0, L_000001892a6dac90;  1 drivers
o000001892a638258 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001892a690950_0 .net "address1", 4 0, o000001892a638258;  0 drivers
o000001892a638288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001892a68f690_0 .net "address2", 4 0, o000001892a638288;  0 drivers
o000001892a6382b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001892a6909f0_0 .net "clock", 0 0, o000001892a6382b8;  0 drivers
v000001892a68f230 .array "data", 0 32, 31 0;
v000001892a68f2d0_0 .net "outData1", 31 0, L_000001892a7105b0;  1 drivers
v000001892a68f370_0 .net "outData2", 31 0, L_000001892a7109a0;  1 drivers
o000001892a638348 .functor BUFZ 1, C4<z>; HiZ drive
v000001892a68f910_0 .net "regWrite", 0 0, o000001892a638348;  0 drivers
o000001892a638378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001892a68f4b0_0 .net "writeAddress", 4 0, o000001892a638378;  0 drivers
o000001892a6383a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001892a690b30_0 .net "writeData", 31 0, o000001892a6383a8;  0 drivers
E_000001892a620f20 .event posedge, v000001892a6909f0_0;
L_000001892a6d9930 .array/port v000001892a68f230, L_000001892a6d9110;
L_000001892a6d9110 .concat [ 5 2 0 0], o000001892a638258, L_000001892a691268;
L_000001892a6dac90 .array/port v000001892a68f230, L_000001892a6daf10;
L_000001892a6daf10 .concat [ 5 2 0 0], o000001892a638288, L_000001892a6912b0;
S_000001892a633da0 .scope module, "SignExtend" "SignExtend" 2 130;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_000001892a618220 .param/l "FROM_WIDTH" 0 2 131, +C4<00000000000000000000000000010000>;
P_000001892a618258 .param/l "TO_WIDTH" 0 2 131, +C4<00000000000000000000000000100000>;
v000001892a690c70_0 .net "extended", 31 0, L_000001892a6daab0;  1 drivers
o000001892a638588 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001892a68f730_0 .net "unextended", 15 0, o000001892a638588;  0 drivers
L_000001892a6daab0 .extend/s 32, o000001892a638588;
    .scope S_000001892a624e80;
T_0 ;
    %wait E_000001892a6212a0;
    %load/vec4 v000001892a690310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 24, 5;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001892a6906d0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001892a690770_0;
    %pad/u 33;
    %load/vec4 v000001892a690270_0;
    %pad/u 33;
    %and;
    %store/vec4 v000001892a6903b0_0, 0, 33;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001892a690770_0;
    %pad/u 33;
    %load/vec4 v000001892a690270_0;
    %pad/u 33;
    %or;
    %assign/vec4 v000001892a6903b0_0, 0;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001892a690770_0;
    %pad/u 33;
    %load/vec4 v000001892a690270_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001892a690f90_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000001892a6903b0_0, 0, 33;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001892a690770_0;
    %pad/u 33;
    %load/vec4 v000001892a690270_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001892a6903b0_0, 0, 33;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001892a690770_0;
    %load/vec4 v000001892a690270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %jmp/0  T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001892a6903b0_0, 0, 33;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001892a690770_0;
    %load/vec4 v000001892a690270_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v000001892a6903b0_0, 0, 33;
    %load/vec4 v000001892a6903b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001892a6906d0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001892a62a090;
T_1 ;
    %wait E_000001892a621da0;
    %load/vec4 v000001892a68f410_0;
    %assign/vec4 v000001892a68fb90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001892a62a220;
T_2 ;
    %wait E_000001892a620f20;
    %load/vec4 v000001892a68f910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001892a690b30_0;
    %load/vec4 v000001892a68f4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001892a68f230, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MIPSComponents.v";
