# SystemVerilog
- **Español: https://www.youtube.com/watch?v=GLfnmc4Vv5U&list=PLIyIZGa1sAZqeQJ6Y02b7O8HV0gK25zc2**
- **⭐ Youtube (SystemVerilog Classes): https://www.youtube.com/watch?v=U18k9TDP5uw&list=PLYdInKVfi0KZ1HMVNNcxvvWhYJMmLAq_g**
- https://www.youtube.com/watch?v=y2sOUY5FlfM&list=PL40xmtPvboRs6Ng_1Q_V-1MdJH50A6Ulz

- # Repository technical specifications
- **IDE:** Quartus Prime 17.0.0 Build 595 04/25/2017 SJ Standard Edition
- **DEVICE:** FPGA Cyclone V SE 5CSEBA6U23I7
- **Hardware TERASIC:** DE10NANO, DE10STANDARD

## About
- [Summary](https://vasanza.blogspot.com/p/summary.html).

# Keynote
## Clone
- git status
- git clone https://github.com/vasanza/SystemVerilog.git

## Switched to Branch
- git branch -a
- git checkout NameBranch

## New Branch
- git checkout -b NameBranch

## Push
- git pull origin NameBranch
- git status
- git add .
- git status
- git commit -m "message"
- git push origin NameBrach
