// Seed: 729622239
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2 ? 1 : -1;
  assign id_3 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd14,
    parameter id_4 = 32'd71
) (
    output wor _id_0,
    input tri id_1,
    output supply1 id_2,
    output wand id_3
    , id_6,
    input wire _id_4
);
  wire id_7;
  logic [id_4  #  (
      .  id_0(  1  ),
      .  id_4(  1  )
) : id_0] id_8 = id_6;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6
  );
endmodule
