rtl/fpga.v
rtl/fpga_core.v
../../../ip/verilog-ethernet/rtl/eth_mac_mii_fifo.v
../../../ip/verilog-ethernet/rtl/eth_mac_mii.v
../../../ip/verilog-ethernet/rtl/ssio_sdr_in.v
../../../ip/verilog-ethernet/rtl/mii_phy_if.v
../../../ip/verilog-ethernet/rtl/eth_mac_1g.v
../../../ip/verilog-ethernet/rtl/axis_gmii_rx.v
../../../ip/verilog-ethernet/rtl/axis_gmii_tx.v
../../../ip/verilog-ethernet/rtl/lfsr.v
../../../ip/verilog-ethernet/rtl/eth_axis_rx.v
../../../ip/verilog-ethernet/rtl/eth_axis_tx.v
../../../ip/verilog-ethernet/rtl/udp_complete.v
../../../ip/verilog-ethernet/rtl/udp_checksum_gen.v
../../../ip/verilog-ethernet/rtl/udp.v
../../../ip/verilog-ethernet/rtl/udp_ip_rx.v
../../../ip/verilog-ethernet/rtl/udp_ip_tx.v
../../../ip/verilog-ethernet/rtl/ip_complete.v
../../../ip/verilog-ethernet/rtl/ip.v
../../../ip/verilog-ethernet/rtl/ip_eth_rx.v
../../../ip/verilog-ethernet/rtl/ip_eth_tx.v
../../../ip/verilog-ethernet/rtl/ip_arb_mux.v
../../../ip/verilog-ethernet/rtl/arp.v
../../../ip/verilog-ethernet/rtl/arp_cache.v
../../../ip/verilog-ethernet/rtl/arp_eth_rx.v
../../../ip/verilog-ethernet/rtl/arp_eth_tx.v
../../../ip/verilog-ethernet/rtl/eth_arb_mux.v
../../../ip/verilog-ethernet/lib/axis/rtl/arbiter.v
../../../ip/verilog-ethernet/lib/axis/rtl/priority_encoder.v
../../../ip/verilog-ethernet/lib/axis/rtl/axis_fifo.v
../../../ip/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v
../../../ip/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v

#constraints
constraints/ethernet.xdc
constraints/fpga.tcl
../../../ip/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl
../../../ip/verilog-ethernet/syn/vivado/mii_phy_if.tcl
../../../ip/verilog-ethernet/syn/vivado/eth_mac.tcl
../../../ip/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl
../../../ip/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl
