ARM GAS  /tmp/ccgE05p2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccgE05p2.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 74 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 74 3 view .LVU2
  39              		.loc 1 74 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/ccgE05p2.s 			page 3


  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 74 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 74 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 75 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 75 3 view .LVU8
  55              		.loc 1 75 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 75 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 75 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 82 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE288:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB289:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccgE05p2.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 91 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 91 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              		.cfi_def_cfa_offset 48
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 92 3 is_stmt 1 view .LVU16
 102              		.loc 1 92 20 is_stmt 0 view .LVU17
 103 0004 0023     		movs	r3, #0
 104 0006 0393     		str	r3, [sp, #12]
 105 0008 0493     		str	r3, [sp, #16]
 106 000a 0593     		str	r3, [sp, #20]
 107 000c 0693     		str	r3, [sp, #24]
 108 000e 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 109              		.loc 1 93 3 is_stmt 1 view .LVU18
 110              		.loc 1 93 10 is_stmt 0 view .LVU19
 111 0010 0268     		ldr	r2, [r0]
 112              		.loc 1 93 5 view .LVU20
 113 0012 294B     		ldr	r3, .L11
 114 0014 9A42     		cmp	r2, r3
 115 0016 01D0     		beq	.L9
 116              	.LVL1:
 117              	.L5:
  94:Core/Src/stm32l4xx_hal_msp.c ****   {
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 102:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 104:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 105:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 106:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 107:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 109:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 110:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 111:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 112:Core/Src/stm32l4xx_hal_msp.c ****     */
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 114:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
ARM GAS  /tmp/ccgE05p2.s 			page 5


 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A4_Pin|A5_Pin|A6_Pin;
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 125:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 135:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 137:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 138:Core/Src/stm32l4xx_hal_msp.c ****     }
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 145:Core/Src/stm32l4xx_hal_msp.c ****   }
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c **** }
 118              		.loc 1 147 1 view .LVU21
 119 0018 09B0     		add	sp, sp, #36
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 12
 122              		@ sp needed
 123 001a 30BD     		pop	{r4, r5, pc}
 124              	.LVL2:
 125              	.L9:
 126              		.cfi_restore_state
 127              		.loc 1 147 1 view .LVU22
 128 001c 0446     		mov	r4, r0
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 129              		.loc 1 99 5 is_stmt 1 view .LVU23
 130              	.LBB4:
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 131              		.loc 1 99 5 view .LVU24
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 132              		.loc 1 99 5 view .LVU25
 133 001e 03F17043 		add	r3, r3, #-268435456
 134 0022 A3F5F833 		sub	r3, r3, #126976
 135 0026 DA6C     		ldr	r2, [r3, #76]
 136 0028 42F40052 		orr	r2, r2, #8192
 137 002c DA64     		str	r2, [r3, #76]
  99:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgE05p2.s 			page 6


 138              		.loc 1 99 5 view .LVU26
 139 002e DA6C     		ldr	r2, [r3, #76]
 140 0030 02F40052 		and	r2, r2, #8192
 141 0034 0092     		str	r2, [sp]
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU27
 143 0036 009A     		ldr	r2, [sp]
 144              	.LBE4:
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 145              		.loc 1 99 5 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 101 5 view .LVU29
 147              	.LBB5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 101 5 view .LVU31
 150 0038 DA6C     		ldr	r2, [r3, #76]
 151 003a 42F00402 		orr	r2, r2, #4
 152 003e DA64     		str	r2, [r3, #76]
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153              		.loc 1 101 5 view .LVU32
 154 0040 DA6C     		ldr	r2, [r3, #76]
 155 0042 02F00402 		and	r2, r2, #4
 156 0046 0192     		str	r2, [sp, #4]
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 157              		.loc 1 101 5 view .LVU33
 158 0048 019A     		ldr	r2, [sp, #4]
 159              	.LBE5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 101 5 view .LVU34
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 102 5 view .LVU35
 162              	.LBB6:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 102 5 view .LVU37
 165 004a DA6C     		ldr	r2, [r3, #76]
 166 004c 42F00102 		orr	r2, r2, #1
 167 0050 DA64     		str	r2, [r3, #76]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 102 5 view .LVU38
 169 0052 DB6C     		ldr	r3, [r3, #76]
 170 0054 03F00103 		and	r3, r3, #1
 171 0058 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU39
 173 005a 029B     		ldr	r3, [sp, #8]
 174              	.LBE6:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 102 5 view .LVU40
 113:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 176              		.loc 1 113 5 view .LVU41
 113:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 177              		.loc 1 113 25 is_stmt 0 view .LVU42
 178 005c 1F23     		movs	r3, #31
ARM GAS  /tmp/ccgE05p2.s 			page 7


 179 005e 0393     		str	r3, [sp, #12]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 115 5 is_stmt 1 view .LVU43
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 115 26 is_stmt 0 view .LVU44
 182 0060 0B25     		movs	r5, #11
 183 0062 0495     		str	r5, [sp, #16]
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 184              		.loc 1 116 5 is_stmt 1 view .LVU45
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 185              		.loc 1 117 5 view .LVU46
 186 0064 03A9     		add	r1, sp, #12
 187 0066 1548     		ldr	r0, .L11+4
 188              	.LVL3:
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 189              		.loc 1 117 5 is_stmt 0 view .LVU47
 190 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 192              		.loc 1 119 5 is_stmt 1 view .LVU48
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 193              		.loc 1 119 25 is_stmt 0 view .LVU49
 194 006c B023     		movs	r3, #176
 195 006e 0393     		str	r3, [sp, #12]
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 120 5 is_stmt 1 view .LVU50
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 120 26 is_stmt 0 view .LVU51
 198 0070 0495     		str	r5, [sp, #16]
 121:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 121 5 is_stmt 1 view .LVU52
 121:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 121 26 is_stmt 0 view .LVU53
 201 0072 0025     		movs	r5, #0
 202 0074 0595     		str	r5, [sp, #20]
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 203              		.loc 1 122 5 is_stmt 1 view .LVU54
 204 0076 03A9     		add	r1, sp, #12
 205 0078 4FF09040 		mov	r0, #1207959552
 206 007c FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 208              		.loc 1 126 5 view .LVU55
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 209              		.loc 1 126 24 is_stmt 0 view .LVU56
 210 0080 0F48     		ldr	r0, .L11+8
 211 0082 104B     		ldr	r3, .L11+12
 212 0084 0360     		str	r3, [r0]
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 127 5 is_stmt 1 view .LVU57
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 127 28 is_stmt 0 view .LVU58
 215 0086 4560     		str	r5, [r0, #4]
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 128 5 is_stmt 1 view .LVU59
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 128 30 is_stmt 0 view .LVU60
ARM GAS  /tmp/ccgE05p2.s 			page 8


 218 0088 8560     		str	r5, [r0, #8]
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 219              		.loc 1 129 5 is_stmt 1 view .LVU61
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 129 30 is_stmt 0 view .LVU62
 221 008a C560     		str	r5, [r0, #12]
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 222              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 223              		.loc 1 130 27 is_stmt 0 view .LVU64
 224 008c 8023     		movs	r3, #128
 225 008e 0361     		str	r3, [r0, #16]
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 226              		.loc 1 131 5 is_stmt 1 view .LVU65
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 227              		.loc 1 131 40 is_stmt 0 view .LVU66
 228 0090 4FF48073 		mov	r3, #256
 229 0094 4361     		str	r3, [r0, #20]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 230              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 231              		.loc 1 132 37 is_stmt 0 view .LVU68
 232 0096 4FF48063 		mov	r3, #1024
 233 009a 8361     		str	r3, [r0, #24]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 133 25 is_stmt 0 view .LVU70
 236 009c 2023     		movs	r3, #32
 237 009e C361     		str	r3, [r0, #28]
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 238              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 239              		.loc 1 134 29 is_stmt 0 view .LVU72
 240 00a0 0562     		str	r5, [r0, #32]
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 241              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 242              		.loc 1 135 9 is_stmt 0 view .LVU74
 243 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 244              	.LVL6:
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 245              		.loc 1 135 8 view .LVU75
 246 00a6 18B9     		cbnz	r0, .L10
 247              	.L7:
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 248              		.loc 1 140 5 is_stmt 1 view .LVU76
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 140 5 view .LVU77
 250 00a8 054B     		ldr	r3, .L11+8
 251 00aa E364     		str	r3, [r4, #76]
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 140 5 view .LVU78
 253 00ac 9C62     		str	r4, [r3, #40]
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 254              		.loc 1 140 5 view .LVU79
 255              		.loc 1 147 1 is_stmt 0 view .LVU80
ARM GAS  /tmp/ccgE05p2.s 			page 9


 256 00ae B3E7     		b	.L5
 257              	.L10:
 137:Core/Src/stm32l4xx_hal_msp.c ****     }
 258              		.loc 1 137 7 is_stmt 1 view .LVU81
 259 00b0 FFF7FEFF 		bl	Error_Handler
 260              	.LVL7:
 261 00b4 F8E7     		b	.L7
 262              	.L12:
 263 00b6 00BF     		.align	2
 264              	.L11:
 265 00b8 00000450 		.word	1342439424
 266 00bc 00080048 		.word	1207961600
 267 00c0 00000000 		.word	hdma_adc1
 268 00c4 08000240 		.word	1073872904
 269              		.cfi_endproc
 270              	.LFE289:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_ADC_MspDeInit:
 280              	.LVL8:
 281              	.LFB290:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c **** /**
 150:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 151:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 153:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32l4xx_hal_msp.c **** */
 155:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 156:Core/Src/stm32l4xx_hal_msp.c **** {
 282              		.loc 1 156 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 286              		.loc 1 157 3 view .LVU83
 287              		.loc 1 157 10 is_stmt 0 view .LVU84
 288 0000 0268     		ldr	r2, [r0]
 289              		.loc 1 157 5 view .LVU85
 290 0002 0C4B     		ldr	r3, .L20
 291 0004 9A42     		cmp	r2, r3
 292 0006 00D0     		beq	.L19
 293 0008 7047     		bx	lr
 294              	.L19:
 156:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 295              		.loc 1 156 1 view .LVU86
 296 000a 10B5     		push	{r4, lr}
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 000c 0446     		mov	r4, r0
 158:Core/Src/stm32l4xx_hal_msp.c ****   {
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
ARM GAS  /tmp/ccgE05p2.s 			page 10


 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 162:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 301              		.loc 1 163 5 is_stmt 1 view .LVU87
 302 000e 0A4A     		ldr	r2, .L20+4
 303 0010 D36C     		ldr	r3, [r2, #76]
 304 0012 23F40053 		bic	r3, r3, #8192
 305 0016 D364     		str	r3, [r2, #76]
 164:Core/Src/stm32l4xx_hal_msp.c **** 
 165:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 167:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 168:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 169:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 170:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 171:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 172:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 173:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 174:Core/Src/stm32l4xx_hal_msp.c ****     */
 175:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 306              		.loc 1 175 5 view .LVU88
 307 0018 1F21     		movs	r1, #31
 308 001a 0848     		ldr	r0, .L20+8
 309              	.LVL9:
 310              		.loc 1 175 5 is_stmt 0 view .LVU89
 311 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL10:
 176:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin);
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, A4_Pin|A5_Pin|A6_Pin);
 313              		.loc 1 178 5 is_stmt 1 view .LVU90
 314 0020 B021     		movs	r1, #176
 315 0022 4FF09040 		mov	r0, #1207959552
 316 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL11:
 179:Core/Src/stm32l4xx_hal_msp.c **** 
 180:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 181:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 318              		.loc 1 181 5 view .LVU91
 319 002a E06C     		ldr	r0, [r4, #76]
 320 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 321              	.LVL12:
 182:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 184:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 185:Core/Src/stm32l4xx_hal_msp.c ****   }
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c **** }
 322              		.loc 1 187 1 is_stmt 0 view .LVU92
 323 0030 10BD     		pop	{r4, pc}
 324              	.LVL13:
 325              	.L21:
 326              		.loc 1 187 1 view .LVU93
 327 0032 00BF     		.align	2
 328              	.L20:
 329 0034 00000450 		.word	1342439424
ARM GAS  /tmp/ccgE05p2.s 			page 11


 330 0038 00100240 		.word	1073876992
 331 003c 00080048 		.word	1207961600
 332              		.cfi_endproc
 333              	.LFE290:
 335              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 336              		.align	1
 337              		.global	HAL_TIM_Base_MspInit
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	HAL_TIM_Base_MspInit:
 343              	.LVL14:
 344              	.LFB291:
 188:Core/Src/stm32l4xx_hal_msp.c **** 
 189:Core/Src/stm32l4xx_hal_msp.c **** /**
 190:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 191:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 192:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 193:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32l4xx_hal_msp.c **** */
 195:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 196:Core/Src/stm32l4xx_hal_msp.c **** {
 345              		.loc 1 196 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 16
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		.loc 1 196 1 is_stmt 0 view .LVU95
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 85B0     		sub	sp, sp, #20
 354              		.cfi_def_cfa_offset 24
 197:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 355              		.loc 1 197 3 is_stmt 1 view .LVU96
 356              		.loc 1 197 15 is_stmt 0 view .LVU97
 357 0004 0368     		ldr	r3, [r0]
 358              		.loc 1 197 5 view .LVU98
 359 0006 264A     		ldr	r2, .L30
 360 0008 9342     		cmp	r3, r2
 361 000a 08D0     		beq	.L27
 198:Core/Src/stm32l4xx_hal_msp.c ****   {
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 202:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 204:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 12, 0);
 206:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 13, 0);
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 209:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 210:Core/Src/stm32l4xx_hal_msp.c **** 
 211:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 212:Core/Src/stm32l4xx_hal_msp.c ****   }
 213:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 362              		.loc 1 213 8 is_stmt 1 view .LVU99
ARM GAS  /tmp/ccgE05p2.s 			page 12


 363              		.loc 1 213 10 is_stmt 0 view .LVU100
 364 000c 254A     		ldr	r2, .L30+4
 365 000e 9342     		cmp	r3, r2
 366 0010 20D0     		beq	.L28
 214:Core/Src/stm32l4xx_hal_msp.c ****   {
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 216:Core/Src/stm32l4xx_hal_msp.c **** 
 217:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 218:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 219:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 222:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 223:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 224:Core/Src/stm32l4xx_hal_msp.c **** 
 225:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 226:Core/Src/stm32l4xx_hal_msp.c ****   }
 227:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 367              		.loc 1 227 8 is_stmt 1 view .LVU101
 368              		.loc 1 227 10 is_stmt 0 view .LVU102
 369 0012 254A     		ldr	r2, .L30+8
 370 0014 9342     		cmp	r3, r2
 371 0016 30D0     		beq	.L29
 372              	.LVL15:
 373              	.L22:
 228:Core/Src/stm32l4xx_hal_msp.c ****   {
 229:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 232:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 233:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 234:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 12, 0);
 236:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 237:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 238:Core/Src/stm32l4xx_hal_msp.c **** 
 239:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 240:Core/Src/stm32l4xx_hal_msp.c ****   }
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c **** }
 374              		.loc 1 242 1 view .LVU103
 375 0018 05B0     		add	sp, sp, #20
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 4
 378              		@ sp needed
 379 001a 5DF804FB 		ldr	pc, [sp], #4
 380              	.LVL16:
 381              	.L27:
 382              		.cfi_restore_state
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 383              		.loc 1 203 5 is_stmt 1 view .LVU104
 384              	.LBB7:
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 385              		.loc 1 203 5 view .LVU105
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 386              		.loc 1 203 5 view .LVU106
 387 001e 234B     		ldr	r3, .L30+12
ARM GAS  /tmp/ccgE05p2.s 			page 13


 388 0020 1A6E     		ldr	r2, [r3, #96]
 389 0022 42F40062 		orr	r2, r2, #2048
 390 0026 1A66     		str	r2, [r3, #96]
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 391              		.loc 1 203 5 view .LVU107
 392 0028 1B6E     		ldr	r3, [r3, #96]
 393 002a 03F40063 		and	r3, r3, #2048
 394 002e 0193     		str	r3, [sp, #4]
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 395              		.loc 1 203 5 view .LVU108
 396 0030 019B     		ldr	r3, [sp, #4]
 397              	.LBE7:
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 398              		.loc 1 203 5 view .LVU109
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 399              		.loc 1 205 5 view .LVU110
 400 0032 0022     		movs	r2, #0
 401 0034 0C21     		movs	r1, #12
 402 0036 1820     		movs	r0, #24
 403              	.LVL17:
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 404              		.loc 1 205 5 is_stmt 0 view .LVU111
 405 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL18:
 206:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 13, 0);
 407              		.loc 1 206 5 is_stmt 1 view .LVU112
 408 003c 1820     		movs	r0, #24
 409 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL19:
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 411              		.loc 1 207 5 view .LVU113
 412 0042 0022     		movs	r2, #0
 413 0044 0D21     		movs	r1, #13
 414 0046 1B20     		movs	r0, #27
 415 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL20:
 208:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 417              		.loc 1 208 5 view .LVU114
 418 004c 1B20     		movs	r0, #27
 419 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL21:
 421 0052 E1E7     		b	.L22
 422              	.LVL22:
 423              	.L28:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 424              		.loc 1 219 5 view .LVU115
 425              	.LBB8:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 426              		.loc 1 219 5 view .LVU116
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 427              		.loc 1 219 5 view .LVU117
 428 0054 154B     		ldr	r3, .L30+12
 429 0056 9A6D     		ldr	r2, [r3, #88]
 430 0058 42F02002 		orr	r2, r2, #32
 431 005c 9A65     		str	r2, [r3, #88]
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 432              		.loc 1 219 5 view .LVU118
ARM GAS  /tmp/ccgE05p2.s 			page 14


 433 005e 9B6D     		ldr	r3, [r3, #88]
 434 0060 03F02003 		and	r3, r3, #32
 435 0064 0293     		str	r3, [sp, #8]
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 436              		.loc 1 219 5 view .LVU119
 437 0066 029B     		ldr	r3, [sp, #8]
 438              	.LBE8:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 439              		.loc 1 219 5 view .LVU120
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 440              		.loc 1 221 5 view .LVU121
 441 0068 0022     		movs	r2, #0
 442 006a 0221     		movs	r1, #2
 443 006c 3720     		movs	r0, #55
 444              	.LVL23:
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 445              		.loc 1 221 5 is_stmt 0 view .LVU122
 446 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 447              	.LVL24:
 222:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 448              		.loc 1 222 5 is_stmt 1 view .LVU123
 449 0072 3720     		movs	r0, #55
 450 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 451              	.LVL25:
 452 0078 CEE7     		b	.L22
 453              	.LVL26:
 454              	.L29:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 455              		.loc 1 233 5 view .LVU124
 456              	.LBB9:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 457              		.loc 1 233 5 view .LVU125
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 458              		.loc 1 233 5 view .LVU126
 459 007a 0C4B     		ldr	r3, .L30+12
 460 007c 1A6E     		ldr	r2, [r3, #96]
 461 007e 42F48032 		orr	r2, r2, #65536
 462 0082 1A66     		str	r2, [r3, #96]
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 463              		.loc 1 233 5 view .LVU127
 464 0084 1B6E     		ldr	r3, [r3, #96]
 465 0086 03F48033 		and	r3, r3, #65536
 466 008a 0393     		str	r3, [sp, #12]
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 467              		.loc 1 233 5 view .LVU128
 468 008c 039B     		ldr	r3, [sp, #12]
 469              	.LBE9:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 470              		.loc 1 233 5 view .LVU129
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 471              		.loc 1 235 5 view .LVU130
 472 008e 0022     		movs	r2, #0
 473 0090 0C21     		movs	r1, #12
 474 0092 1820     		movs	r0, #24
 475              	.LVL27:
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 476              		.loc 1 235 5 is_stmt 0 view .LVU131
ARM GAS  /tmp/ccgE05p2.s 			page 15


 477 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 478              	.LVL28:
 236:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 479              		.loc 1 236 5 is_stmt 1 view .LVU132
 480 0098 1820     		movs	r0, #24
 481 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 482              	.LVL29:
 483              		.loc 1 242 1 is_stmt 0 view .LVU133
 484 009e BBE7     		b	.L22
 485              	.L31:
 486              		.align	2
 487              	.L30:
 488 00a0 002C0140 		.word	1073818624
 489 00a4 00140040 		.word	1073746944
 490 00a8 00400140 		.word	1073823744
 491 00ac 00100240 		.word	1073876992
 492              		.cfi_endproc
 493              	.LFE291:
 495              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 496              		.align	1
 497              		.global	HAL_TIM_MspPostInit
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	HAL_TIM_MspPostInit:
 503              	.LVL30:
 504              	.LFB292:
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 245:Core/Src/stm32l4xx_hal_msp.c **** {
 505              		.loc 1 245 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 32
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509              		.loc 1 245 1 is_stmt 0 view .LVU135
 510 0000 00B5     		push	{lr}
 511              		.cfi_def_cfa_offset 4
 512              		.cfi_offset 14, -4
 513 0002 89B0     		sub	sp, sp, #36
 514              		.cfi_def_cfa_offset 40
 246:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 515              		.loc 1 246 3 is_stmt 1 view .LVU136
 516              		.loc 1 246 20 is_stmt 0 view .LVU137
 517 0004 0023     		movs	r3, #0
 518 0006 0393     		str	r3, [sp, #12]
 519 0008 0493     		str	r3, [sp, #16]
 520 000a 0593     		str	r3, [sp, #20]
 521 000c 0693     		str	r3, [sp, #24]
 522 000e 0793     		str	r3, [sp, #28]
 247:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 523              		.loc 1 247 3 is_stmt 1 view .LVU138
 524              		.loc 1 247 10 is_stmt 0 view .LVU139
 525 0010 0368     		ldr	r3, [r0]
 526              		.loc 1 247 5 view .LVU140
 527 0012 1A4A     		ldr	r2, .L38
 528 0014 9342     		cmp	r3, r2
 529 0016 05D0     		beq	.L36
ARM GAS  /tmp/ccgE05p2.s 			page 16


 248:Core/Src/stm32l4xx_hal_msp.c ****   {
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 250:Core/Src/stm32l4xx_hal_msp.c **** 
 251:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 252:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 254:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 255:Core/Src/stm32l4xx_hal_msp.c ****     */
 256:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O9_Pin;
 257:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 261:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 262:Core/Src/stm32l4xx_hal_msp.c **** 
 263:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 266:Core/Src/stm32l4xx_hal_msp.c ****   }
 267:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM15)
 530              		.loc 1 267 8 is_stmt 1 view .LVU141
 531              		.loc 1 267 10 is_stmt 0 view .LVU142
 532 0018 194A     		ldr	r2, .L38+4
 533 001a 9342     		cmp	r3, r2
 534 001c 18D0     		beq	.L37
 535              	.LVL31:
 536              	.L32:
 268:Core/Src/stm32l4xx_hal_msp.c ****   {
 269:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 271:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 274:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 275:Core/Src/stm32l4xx_hal_msp.c ****     PB14     ------> TIM15_CH1
 276:Core/Src/stm32l4xx_hal_msp.c ****     */
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O8_Pin;
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 282:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 283:Core/Src/stm32l4xx_hal_msp.c **** 
 284:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 287:Core/Src/stm32l4xx_hal_msp.c ****   }
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c **** }
 537              		.loc 1 289 1 view .LVU143
 538 001e 09B0     		add	sp, sp, #36
 539              		.cfi_remember_state
 540              		.cfi_def_cfa_offset 4
 541              		@ sp needed
 542 0020 5DF804FB 		ldr	pc, [sp], #4
 543              	.LVL32:
 544              	.L36:
ARM GAS  /tmp/ccgE05p2.s 			page 17


 545              		.cfi_restore_state
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 546              		.loc 1 252 5 is_stmt 1 view .LVU144
 547              	.LBB10:
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 548              		.loc 1 252 5 view .LVU145
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 549              		.loc 1 252 5 view .LVU146
 550 0024 174B     		ldr	r3, .L38+8
 551 0026 DA6C     		ldr	r2, [r3, #76]
 552 0028 42F00202 		orr	r2, r2, #2
 553 002c DA64     		str	r2, [r3, #76]
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 554              		.loc 1 252 5 view .LVU147
 555 002e DB6C     		ldr	r3, [r3, #76]
 556 0030 03F00203 		and	r3, r3, #2
 557 0034 0193     		str	r3, [sp, #4]
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 558              		.loc 1 252 5 view .LVU148
 559 0036 019B     		ldr	r3, [sp, #4]
 560              	.LBE10:
 252:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 561              		.loc 1 252 5 view .LVU149
 256:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 562              		.loc 1 256 5 view .LVU150
 256:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 563              		.loc 1 256 25 is_stmt 0 view .LVU151
 564 0038 4FF40043 		mov	r3, #32768
 565 003c 0393     		str	r3, [sp, #12]
 257:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 566              		.loc 1 257 5 is_stmt 1 view .LVU152
 257:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 567              		.loc 1 257 26 is_stmt 0 view .LVU153
 568 003e 0223     		movs	r3, #2
 569 0040 0493     		str	r3, [sp, #16]
 258:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 570              		.loc 1 258 5 is_stmt 1 view .LVU154
 259:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 571              		.loc 1 259 5 view .LVU155
 260:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 572              		.loc 1 260 5 view .LVU156
 260:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 573              		.loc 1 260 31 is_stmt 0 view .LVU157
 574 0042 0123     		movs	r3, #1
 575 0044 0793     		str	r3, [sp, #28]
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 576              		.loc 1 261 5 is_stmt 1 view .LVU158
 577 0046 03A9     		add	r1, sp, #12
 578 0048 0F48     		ldr	r0, .L38+12
 579              	.LVL33:
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 580              		.loc 1 261 5 is_stmt 0 view .LVU159
 581 004a FFF7FEFF 		bl	HAL_GPIO_Init
 582              	.LVL34:
 583 004e E6E7     		b	.L32
 584              	.LVL35:
 585              	.L37:
ARM GAS  /tmp/ccgE05p2.s 			page 18


 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 586              		.loc 1 273 5 is_stmt 1 view .LVU160
 587              	.LBB11:
 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 588              		.loc 1 273 5 view .LVU161
 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 589              		.loc 1 273 5 view .LVU162
 590 0050 0C4B     		ldr	r3, .L38+8
 591 0052 DA6C     		ldr	r2, [r3, #76]
 592 0054 42F00202 		orr	r2, r2, #2
 593 0058 DA64     		str	r2, [r3, #76]
 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 594              		.loc 1 273 5 view .LVU163
 595 005a DB6C     		ldr	r3, [r3, #76]
 596 005c 03F00203 		and	r3, r3, #2
 597 0060 0293     		str	r3, [sp, #8]
 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 598              		.loc 1 273 5 view .LVU164
 599 0062 029B     		ldr	r3, [sp, #8]
 600              	.LBE11:
 273:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 601              		.loc 1 273 5 view .LVU165
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 602              		.loc 1 277 5 view .LVU166
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 277 25 is_stmt 0 view .LVU167
 604 0064 4FF48043 		mov	r3, #16384
 605 0068 0393     		str	r3, [sp, #12]
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 606              		.loc 1 278 5 is_stmt 1 view .LVU168
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 278 26 is_stmt 0 view .LVU169
 608 006a 0223     		movs	r3, #2
 609 006c 0493     		str	r3, [sp, #16]
 279:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610              		.loc 1 279 5 is_stmt 1 view .LVU170
 280:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 611              		.loc 1 280 5 view .LVU171
 281:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 612              		.loc 1 281 5 view .LVU172
 281:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 613              		.loc 1 281 31 is_stmt 0 view .LVU173
 614 006e 0E23     		movs	r3, #14
 615 0070 0793     		str	r3, [sp, #28]
 282:Core/Src/stm32l4xx_hal_msp.c **** 
 616              		.loc 1 282 5 is_stmt 1 view .LVU174
 617 0072 03A9     		add	r1, sp, #12
 618 0074 0448     		ldr	r0, .L38+12
 619              	.LVL36:
 282:Core/Src/stm32l4xx_hal_msp.c **** 
 620              		.loc 1 282 5 is_stmt 0 view .LVU175
 621 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 622              	.LVL37:
 623              		.loc 1 289 1 view .LVU176
 624 007a D0E7     		b	.L32
 625              	.L39:
 626              		.align	2
ARM GAS  /tmp/ccgE05p2.s 			page 19


 627              	.L38:
 628 007c 002C0140 		.word	1073818624
 629 0080 00400140 		.word	1073823744
 630 0084 00100240 		.word	1073876992
 631 0088 00040048 		.word	1207960576
 632              		.cfi_endproc
 633              	.LFE292:
 635              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 636              		.align	1
 637              		.global	HAL_TIM_Base_MspDeInit
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 642              	HAL_TIM_Base_MspDeInit:
 643              	.LVL38:
 644              	.LFB293:
 290:Core/Src/stm32l4xx_hal_msp.c **** /**
 291:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 292:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 293:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 294:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 295:Core/Src/stm32l4xx_hal_msp.c **** */
 296:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 297:Core/Src/stm32l4xx_hal_msp.c **** {
 645              		.loc 1 297 1 is_stmt 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649              		.loc 1 297 1 is_stmt 0 view .LVU178
 650 0000 08B5     		push	{r3, lr}
 651              		.cfi_def_cfa_offset 8
 652              		.cfi_offset 3, -8
 653              		.cfi_offset 14, -4
 298:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 654              		.loc 1 298 3 is_stmt 1 view .LVU179
 655              		.loc 1 298 15 is_stmt 0 view .LVU180
 656 0002 0368     		ldr	r3, [r0]
 657              		.loc 1 298 5 view .LVU181
 658 0004 124A     		ldr	r2, .L48
 659 0006 9342     		cmp	r3, r2
 660 0008 06D0     		beq	.L45
 299:Core/Src/stm32l4xx_hal_msp.c ****   {
 300:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 301:Core/Src/stm32l4xx_hal_msp.c **** 
 302:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 303:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 304:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 305:Core/Src/stm32l4xx_hal_msp.c **** 
 306:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 307:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 308:Core/Src/stm32l4xx_hal_msp.c ****     /**
 309:Core/Src/stm32l4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 310:Core/Src/stm32l4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 311:Core/Src/stm32l4xx_hal_msp.c ****     */
 312:Core/Src/stm32l4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 313:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 314:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgE05p2.s 			page 20


 315:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 316:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 317:Core/Src/stm32l4xx_hal_msp.c **** 
 318:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 319:Core/Src/stm32l4xx_hal_msp.c ****   }
 320:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 661              		.loc 1 320 8 is_stmt 1 view .LVU182
 662              		.loc 1 320 10 is_stmt 0 view .LVU183
 663 000a 124A     		ldr	r2, .L48+4
 664 000c 9342     		cmp	r3, r2
 665 000e 0DD0     		beq	.L46
 321:Core/Src/stm32l4xx_hal_msp.c ****   {
 322:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 323:Core/Src/stm32l4xx_hal_msp.c **** 
 324:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 325:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 326:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 327:Core/Src/stm32l4xx_hal_msp.c **** 
 328:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 329:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 330:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 332:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 333:Core/Src/stm32l4xx_hal_msp.c ****   }
 334:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 666              		.loc 1 334 8 is_stmt 1 view .LVU184
 667              		.loc 1 334 10 is_stmt 0 view .LVU185
 668 0010 114A     		ldr	r2, .L48+8
 669 0012 9342     		cmp	r3, r2
 670 0014 14D0     		beq	.L47
 671              	.LVL39:
 672              	.L40:
 335:Core/Src/stm32l4xx_hal_msp.c ****   {
 336:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 337:Core/Src/stm32l4xx_hal_msp.c **** 
 338:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 339:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 340:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 341:Core/Src/stm32l4xx_hal_msp.c **** 
 342:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 343:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 344:Core/Src/stm32l4xx_hal_msp.c ****     /**
 345:Core/Src/stm32l4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 346:Core/Src/stm32l4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 347:Core/Src/stm32l4xx_hal_msp.c ****     */
 348:Core/Src/stm32l4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 349:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 350:Core/Src/stm32l4xx_hal_msp.c **** 
 351:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 352:Core/Src/stm32l4xx_hal_msp.c **** 
 353:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 354:Core/Src/stm32l4xx_hal_msp.c ****   }
 355:Core/Src/stm32l4xx_hal_msp.c **** 
 356:Core/Src/stm32l4xx_hal_msp.c **** }
 673              		.loc 1 356 1 view .LVU186
 674 0016 08BD     		pop	{r3, pc}
 675              	.LVL40:
ARM GAS  /tmp/ccgE05p2.s 			page 21


 676              	.L45:
 304:Core/Src/stm32l4xx_hal_msp.c **** 
 677              		.loc 1 304 5 is_stmt 1 view .LVU187
 678 0018 02F56442 		add	r2, r2, #58368
 679 001c 136E     		ldr	r3, [r2, #96]
 680 001e 23F40063 		bic	r3, r3, #2048
 681 0022 1366     		str	r3, [r2, #96]
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 682              		.loc 1 315 5 view .LVU188
 683 0024 1B20     		movs	r0, #27
 684              	.LVL41:
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 685              		.loc 1 315 5 is_stmt 0 view .LVU189
 686 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 687              	.LVL42:
 688 002a F4E7     		b	.L40
 689              	.LVL43:
 690              	.L46:
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 691              		.loc 1 326 5 is_stmt 1 view .LVU190
 692 002c 02F5FE32 		add	r2, r2, #130048
 693 0030 936D     		ldr	r3, [r2, #88]
 694 0032 23F02003 		bic	r3, r3, #32
 695 0036 9365     		str	r3, [r2, #88]
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 696              		.loc 1 329 5 view .LVU191
 697 0038 3720     		movs	r0, #55
 698              	.LVL44:
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 699              		.loc 1 329 5 is_stmt 0 view .LVU192
 700 003a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 701              	.LVL45:
 702 003e EAE7     		b	.L40
 703              	.LVL46:
 704              	.L47:
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 705              		.loc 1 340 5 is_stmt 1 view .LVU193
 706 0040 02F55042 		add	r2, r2, #53248
 707 0044 136E     		ldr	r3, [r2, #96]
 708 0046 23F48033 		bic	r3, r3, #65536
 709 004a 1366     		str	r3, [r2, #96]
 710              		.loc 1 356 1 is_stmt 0 view .LVU194
 711 004c E3E7     		b	.L40
 712              	.L49:
 713 004e 00BF     		.align	2
 714              	.L48:
 715 0050 002C0140 		.word	1073818624
 716 0054 00140040 		.word	1073746944
 717 0058 00400140 		.word	1073823744
 718              		.cfi_endproc
 719              	.LFE293:
 721              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 722              		.align	1
 723              		.global	HAL_UART_MspInit
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
ARM GAS  /tmp/ccgE05p2.s 			page 22


 728              	HAL_UART_MspInit:
 729              	.LVL47:
 730              	.LFB294:
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 358:Core/Src/stm32l4xx_hal_msp.c **** /**
 359:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 360:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 361:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 362:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 363:Core/Src/stm32l4xx_hal_msp.c **** */
 364:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 365:Core/Src/stm32l4xx_hal_msp.c **** {
 731              		.loc 1 365 1 is_stmt 1 view -0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 136
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		.loc 1 365 1 is_stmt 0 view .LVU196
 736 0000 70B5     		push	{r4, r5, r6, lr}
 737              		.cfi_def_cfa_offset 16
 738              		.cfi_offset 4, -16
 739              		.cfi_offset 5, -12
 740              		.cfi_offset 6, -8
 741              		.cfi_offset 14, -4
 742 0002 A2B0     		sub	sp, sp, #136
 743              		.cfi_def_cfa_offset 152
 744 0004 0446     		mov	r4, r0
 366:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 745              		.loc 1 366 3 is_stmt 1 view .LVU197
 746              		.loc 1 366 20 is_stmt 0 view .LVU198
 747 0006 0021     		movs	r1, #0
 748 0008 1D91     		str	r1, [sp, #116]
 749 000a 1E91     		str	r1, [sp, #120]
 750 000c 1F91     		str	r1, [sp, #124]
 751 000e 2091     		str	r1, [sp, #128]
 752 0010 2191     		str	r1, [sp, #132]
 367:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 753              		.loc 1 367 3 is_stmt 1 view .LVU199
 754              		.loc 1 367 28 is_stmt 0 view .LVU200
 755 0012 5C22     		movs	r2, #92
 756 0014 06A8     		add	r0, sp, #24
 757              	.LVL48:
 758              		.loc 1 367 28 view .LVU201
 759 0016 FFF7FEFF 		bl	memset
 760              	.LVL49:
 368:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 761              		.loc 1 368 3 is_stmt 1 view .LVU202
 762              		.loc 1 368 11 is_stmt 0 view .LVU203
 763 001a 2368     		ldr	r3, [r4]
 764              		.loc 1 368 5 view .LVU204
 765 001c 524A     		ldr	r2, .L66
 766 001e 9342     		cmp	r3, r2
 767 0020 07D0     		beq	.L59
 369:Core/Src/stm32l4xx_hal_msp.c ****   {
 370:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 372:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 373:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgE05p2.s 			page 23


 374:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 375:Core/Src/stm32l4xx_hal_msp.c ****   */
 376:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 377:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 378:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 379:Core/Src/stm32l4xx_hal_msp.c ****     {
 380:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 381:Core/Src/stm32l4xx_hal_msp.c ****     }
 382:Core/Src/stm32l4xx_hal_msp.c **** 
 383:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 384:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 385:Core/Src/stm32l4xx_hal_msp.c **** 
 386:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 387:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 388:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 389:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 390:Core/Src/stm32l4xx_hal_msp.c ****     */
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 392:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 393:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 395:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 396:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA Init */
 399:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_RX Init */
 400:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 401:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 402:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 403:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 404:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 405:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 406:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 407:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 408:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 409:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 410:Core/Src/stm32l4xx_hal_msp.c ****     {
 411:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 412:Core/Src/stm32l4xx_hal_msp.c ****     }
 413:Core/Src/stm32l4xx_hal_msp.c **** 
 414:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 415:Core/Src/stm32l4xx_hal_msp.c **** 
 416:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 417:Core/Src/stm32l4xx_hal_msp.c **** 
 418:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 419:Core/Src/stm32l4xx_hal_msp.c ****   }
 420:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 768              		.loc 1 420 8 is_stmt 1 view .LVU205
 769              		.loc 1 420 10 is_stmt 0 view .LVU206
 770 0022 524A     		ldr	r2, .L66+4
 771 0024 9342     		cmp	r3, r2
 772 0026 47D0     		beq	.L60
 421:Core/Src/stm32l4xx_hal_msp.c ****   {
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 423:Core/Src/stm32l4xx_hal_msp.c **** 
 424:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 425:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgE05p2.s 			page 24


 426:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 427:Core/Src/stm32l4xx_hal_msp.c ****   */
 428:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 429:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 430:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 431:Core/Src/stm32l4xx_hal_msp.c ****     {
 432:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 433:Core/Src/stm32l4xx_hal_msp.c ****     }
 434:Core/Src/stm32l4xx_hal_msp.c **** 
 435:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 436:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 437:Core/Src/stm32l4xx_hal_msp.c **** 
 438:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 439:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 440:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 441:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 442:Core/Src/stm32l4xx_hal_msp.c ****     */
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 447:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 448:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449:Core/Src/stm32l4xx_hal_msp.c **** 
 450:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 451:Core/Src/stm32l4xx_hal_msp.c **** 
 452:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 453:Core/Src/stm32l4xx_hal_msp.c ****   }
 454:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 773              		.loc 1 454 8 is_stmt 1 view .LVU207
 774              		.loc 1 454 10 is_stmt 0 view .LVU208
 775 0028 514A     		ldr	r2, .L66+8
 776 002a 9342     		cmp	r3, r2
 777 002c 70D0     		beq	.L61
 778              	.L50:
 455:Core/Src/stm32l4xx_hal_msp.c ****   {
 456:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 459:Core/Src/stm32l4xx_hal_msp.c **** 
 460:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 461:Core/Src/stm32l4xx_hal_msp.c ****   */
 462:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 463:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 464:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 465:Core/Src/stm32l4xx_hal_msp.c ****     {
 466:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 467:Core/Src/stm32l4xx_hal_msp.c ****     }
 468:Core/Src/stm32l4xx_hal_msp.c **** 
 469:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 470:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 471:Core/Src/stm32l4xx_hal_msp.c **** 
 472:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 473:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 474:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 475:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 476:Core/Src/stm32l4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccgE05p2.s 			page 25


 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 480:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 481:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 482:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 483:Core/Src/stm32l4xx_hal_msp.c **** 
 484:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 485:Core/Src/stm32l4xx_hal_msp.c **** 
 486:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 487:Core/Src/stm32l4xx_hal_msp.c ****   }
 488:Core/Src/stm32l4xx_hal_msp.c **** 
 489:Core/Src/stm32l4xx_hal_msp.c **** }
 779              		.loc 1 489 1 view .LVU209
 780 002e 22B0     		add	sp, sp, #136
 781              		.cfi_remember_state
 782              		.cfi_def_cfa_offset 16
 783              		@ sp needed
 784 0030 70BD     		pop	{r4, r5, r6, pc}
 785              	.LVL50:
 786              	.L59:
 787              		.cfi_restore_state
 376:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 788              		.loc 1 376 5 is_stmt 1 view .LVU210
 376:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 789              		.loc 1 376 40 is_stmt 0 view .LVU211
 790 0032 0123     		movs	r3, #1
 791 0034 0693     		str	r3, [sp, #24]
 377:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 792              		.loc 1 377 5 is_stmt 1 view .LVU212
 378:Core/Src/stm32l4xx_hal_msp.c ****     {
 793              		.loc 1 378 5 view .LVU213
 378:Core/Src/stm32l4xx_hal_msp.c ****     {
 794              		.loc 1 378 9 is_stmt 0 view .LVU214
 795 0036 06A8     		add	r0, sp, #24
 796 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 797              	.LVL51:
 378:Core/Src/stm32l4xx_hal_msp.c ****     {
 798              		.loc 1 378 8 view .LVU215
 799 003c 0028     		cmp	r0, #0
 800 003e 35D1     		bne	.L62
 801              	.L52:
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 802              		.loc 1 384 5 is_stmt 1 view .LVU216
 803              	.LBB12:
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 804              		.loc 1 384 5 view .LVU217
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 805              		.loc 1 384 5 view .LVU218
 806 0040 4C4B     		ldr	r3, .L66+12
 807 0042 1A6E     		ldr	r2, [r3, #96]
 808 0044 42F48042 		orr	r2, r2, #16384
 809 0048 1A66     		str	r2, [r3, #96]
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 810              		.loc 1 384 5 view .LVU219
 811 004a 1A6E     		ldr	r2, [r3, #96]
 812 004c 02F48042 		and	r2, r2, #16384
ARM GAS  /tmp/ccgE05p2.s 			page 26


 813 0050 0092     		str	r2, [sp]
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 814              		.loc 1 384 5 view .LVU220
 815 0052 009A     		ldr	r2, [sp]
 816              	.LBE12:
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 817              		.loc 1 384 5 view .LVU221
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 818              		.loc 1 386 5 view .LVU222
 819              	.LBB13:
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 820              		.loc 1 386 5 view .LVU223
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 821              		.loc 1 386 5 view .LVU224
 822 0054 DA6C     		ldr	r2, [r3, #76]
 823 0056 42F00102 		orr	r2, r2, #1
 824 005a DA64     		str	r2, [r3, #76]
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 825              		.loc 1 386 5 view .LVU225
 826 005c DB6C     		ldr	r3, [r3, #76]
 827 005e 03F00103 		and	r3, r3, #1
 828 0062 0193     		str	r3, [sp, #4]
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 829              		.loc 1 386 5 view .LVU226
 830 0064 019B     		ldr	r3, [sp, #4]
 831              	.LBE13:
 386:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 832              		.loc 1 386 5 view .LVU227
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 833              		.loc 1 391 5 view .LVU228
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 834              		.loc 1 391 25 is_stmt 0 view .LVU229
 835 0066 4FF4C063 		mov	r3, #1536
 836 006a 1D93     		str	r3, [sp, #116]
 392:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 837              		.loc 1 392 5 is_stmt 1 view .LVU230
 392:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 838              		.loc 1 392 26 is_stmt 0 view .LVU231
 839 006c 0226     		movs	r6, #2
 840 006e 1E96     		str	r6, [sp, #120]
 393:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 841              		.loc 1 393 5 is_stmt 1 view .LVU232
 393:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 842              		.loc 1 393 26 is_stmt 0 view .LVU233
 843 0070 0025     		movs	r5, #0
 844 0072 1F95     		str	r5, [sp, #124]
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 845              		.loc 1 394 5 is_stmt 1 view .LVU234
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 846              		.loc 1 394 27 is_stmt 0 view .LVU235
 847 0074 0323     		movs	r3, #3
 848 0076 2093     		str	r3, [sp, #128]
 395:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 849              		.loc 1 395 5 is_stmt 1 view .LVU236
 395:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 850              		.loc 1 395 31 is_stmt 0 view .LVU237
 851 0078 0723     		movs	r3, #7
ARM GAS  /tmp/ccgE05p2.s 			page 27


 852 007a 2193     		str	r3, [sp, #132]
 396:Core/Src/stm32l4xx_hal_msp.c **** 
 853              		.loc 1 396 5 is_stmt 1 view .LVU238
 854 007c 1DA9     		add	r1, sp, #116
 855 007e 4FF09040 		mov	r0, #1207959552
 856 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 857              	.LVL52:
 400:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 858              		.loc 1 400 5 view .LVU239
 400:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 859              		.loc 1 400 29 is_stmt 0 view .LVU240
 860 0086 3C48     		ldr	r0, .L66+16
 861 0088 3C4B     		ldr	r3, .L66+20
 862 008a 0360     		str	r3, [r0]
 401:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 863              		.loc 1 401 5 is_stmt 1 view .LVU241
 401:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 864              		.loc 1 401 33 is_stmt 0 view .LVU242
 865 008c 4660     		str	r6, [r0, #4]
 402:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 866              		.loc 1 402 5 is_stmt 1 view .LVU243
 402:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 867              		.loc 1 402 35 is_stmt 0 view .LVU244
 868 008e 8560     		str	r5, [r0, #8]
 403:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 869              		.loc 1 403 5 is_stmt 1 view .LVU245
 403:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 870              		.loc 1 403 35 is_stmt 0 view .LVU246
 871 0090 C560     		str	r5, [r0, #12]
 404:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 872              		.loc 1 404 5 is_stmt 1 view .LVU247
 404:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 873              		.loc 1 404 32 is_stmt 0 view .LVU248
 874 0092 8023     		movs	r3, #128
 875 0094 0361     		str	r3, [r0, #16]
 405:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 876              		.loc 1 405 5 is_stmt 1 view .LVU249
 405:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 877              		.loc 1 405 45 is_stmt 0 view .LVU250
 878 0096 4561     		str	r5, [r0, #20]
 406:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 879              		.loc 1 406 5 is_stmt 1 view .LVU251
 406:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 880              		.loc 1 406 42 is_stmt 0 view .LVU252
 881 0098 8561     		str	r5, [r0, #24]
 407:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 882              		.loc 1 407 5 is_stmt 1 view .LVU253
 407:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 883              		.loc 1 407 30 is_stmt 0 view .LVU254
 884 009a C561     		str	r5, [r0, #28]
 408:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 885              		.loc 1 408 5 is_stmt 1 view .LVU255
 408:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 886              		.loc 1 408 34 is_stmt 0 view .LVU256
 887 009c 0562     		str	r5, [r0, #32]
 409:Core/Src/stm32l4xx_hal_msp.c ****     {
 888              		.loc 1 409 5 is_stmt 1 view .LVU257
ARM GAS  /tmp/ccgE05p2.s 			page 28


 409:Core/Src/stm32l4xx_hal_msp.c ****     {
 889              		.loc 1 409 9 is_stmt 0 view .LVU258
 890 009e FFF7FEFF 		bl	HAL_DMA_Init
 891              	.LVL53:
 409:Core/Src/stm32l4xx_hal_msp.c ****     {
 892              		.loc 1 409 8 view .LVU259
 893 00a2 30B9     		cbnz	r0, .L63
 894              	.L53:
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 895              		.loc 1 414 5 is_stmt 1 view .LVU260
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 896              		.loc 1 414 5 view .LVU261
 897 00a4 344B     		ldr	r3, .L66+16
 898 00a6 2367     		str	r3, [r4, #112]
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 899              		.loc 1 414 5 view .LVU262
 900 00a8 9C62     		str	r4, [r3, #40]
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 901              		.loc 1 414 5 view .LVU263
 902 00aa C0E7     		b	.L50
 903              	.L62:
 380:Core/Src/stm32l4xx_hal_msp.c ****     }
 904              		.loc 1 380 7 view .LVU264
 905 00ac FFF7FEFF 		bl	Error_Handler
 906              	.LVL54:
 907 00b0 C6E7     		b	.L52
 908              	.L63:
 411:Core/Src/stm32l4xx_hal_msp.c ****     }
 909              		.loc 1 411 7 view .LVU265
 910 00b2 FFF7FEFF 		bl	Error_Handler
 911              	.LVL55:
 912 00b6 F5E7     		b	.L53
 913              	.L60:
 428:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 914              		.loc 1 428 5 view .LVU266
 428:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 915              		.loc 1 428 40 is_stmt 0 view .LVU267
 916 00b8 0223     		movs	r3, #2
 917 00ba 0693     		str	r3, [sp, #24]
 429:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 918              		.loc 1 429 5 is_stmt 1 view .LVU268
 430:Core/Src/stm32l4xx_hal_msp.c ****     {
 919              		.loc 1 430 5 view .LVU269
 430:Core/Src/stm32l4xx_hal_msp.c ****     {
 920              		.loc 1 430 9 is_stmt 0 view .LVU270
 921 00bc 06A8     		add	r0, sp, #24
 922 00be FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 923              	.LVL56:
 430:Core/Src/stm32l4xx_hal_msp.c ****     {
 924              		.loc 1 430 8 view .LVU271
 925 00c2 10BB     		cbnz	r0, .L64
 926              	.L56:
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 927              		.loc 1 436 5 is_stmt 1 view .LVU272
 928              	.LBB14:
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 929              		.loc 1 436 5 view .LVU273
ARM GAS  /tmp/ccgE05p2.s 			page 29


 436:Core/Src/stm32l4xx_hal_msp.c **** 
 930              		.loc 1 436 5 view .LVU274
 931 00c4 2B4B     		ldr	r3, .L66+12
 932 00c6 9A6D     		ldr	r2, [r3, #88]
 933 00c8 42F40032 		orr	r2, r2, #131072
 934 00cc 9A65     		str	r2, [r3, #88]
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 935              		.loc 1 436 5 view .LVU275
 936 00ce 9A6D     		ldr	r2, [r3, #88]
 937 00d0 02F40032 		and	r2, r2, #131072
 938 00d4 0292     		str	r2, [sp, #8]
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 939              		.loc 1 436 5 view .LVU276
 940 00d6 029A     		ldr	r2, [sp, #8]
 941              	.LBE14:
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 942              		.loc 1 436 5 view .LVU277
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 943              		.loc 1 438 5 view .LVU278
 944              	.LBB15:
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 945              		.loc 1 438 5 view .LVU279
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 946              		.loc 1 438 5 view .LVU280
 947 00d8 DA6C     		ldr	r2, [r3, #76]
 948 00da 42F00102 		orr	r2, r2, #1
 949 00de DA64     		str	r2, [r3, #76]
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 950              		.loc 1 438 5 view .LVU281
 951 00e0 DB6C     		ldr	r3, [r3, #76]
 952 00e2 03F00103 		and	r3, r3, #1
 953 00e6 0393     		str	r3, [sp, #12]
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 954              		.loc 1 438 5 view .LVU282
 955 00e8 039B     		ldr	r3, [sp, #12]
 956              	.LBE15:
 438:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 957              		.loc 1 438 5 view .LVU283
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 958              		.loc 1 443 5 view .LVU284
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 959              		.loc 1 443 25 is_stmt 0 view .LVU285
 960 00ea 0C23     		movs	r3, #12
 961 00ec 1D93     		str	r3, [sp, #116]
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 962              		.loc 1 444 5 is_stmt 1 view .LVU286
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 963              		.loc 1 444 26 is_stmt 0 view .LVU287
 964 00ee 0223     		movs	r3, #2
 965 00f0 1E93     		str	r3, [sp, #120]
 445:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 966              		.loc 1 445 5 is_stmt 1 view .LVU288
 445:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 967              		.loc 1 445 26 is_stmt 0 view .LVU289
 968 00f2 0023     		movs	r3, #0
 969 00f4 1F93     		str	r3, [sp, #124]
 446:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
ARM GAS  /tmp/ccgE05p2.s 			page 30


 970              		.loc 1 446 5 is_stmt 1 view .LVU290
 446:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 971              		.loc 1 446 27 is_stmt 0 view .LVU291
 972 00f6 0323     		movs	r3, #3
 973 00f8 2093     		str	r3, [sp, #128]
 447:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 974              		.loc 1 447 5 is_stmt 1 view .LVU292
 447:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 975              		.loc 1 447 31 is_stmt 0 view .LVU293
 976 00fa 0723     		movs	r3, #7
 977 00fc 2193     		str	r3, [sp, #132]
 448:Core/Src/stm32l4xx_hal_msp.c **** 
 978              		.loc 1 448 5 is_stmt 1 view .LVU294
 979 00fe 1DA9     		add	r1, sp, #116
 980 0100 4FF09040 		mov	r0, #1207959552
 981 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL57:
 983 0108 91E7     		b	.L50
 984              	.L64:
 432:Core/Src/stm32l4xx_hal_msp.c ****     }
 985              		.loc 1 432 7 view .LVU295
 986 010a FFF7FEFF 		bl	Error_Handler
 987              	.LVL58:
 988 010e D9E7     		b	.L56
 989              	.L61:
 462:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 990              		.loc 1 462 5 view .LVU296
 462:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 991              		.loc 1 462 40 is_stmt 0 view .LVU297
 992 0110 0423     		movs	r3, #4
 993 0112 0693     		str	r3, [sp, #24]
 463:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 994              		.loc 1 463 5 is_stmt 1 view .LVU298
 464:Core/Src/stm32l4xx_hal_msp.c ****     {
 995              		.loc 1 464 5 view .LVU299
 464:Core/Src/stm32l4xx_hal_msp.c ****     {
 996              		.loc 1 464 9 is_stmt 0 view .LVU300
 997 0114 06A8     		add	r0, sp, #24
 998 0116 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 999              	.LVL59:
 464:Core/Src/stm32l4xx_hal_msp.c ****     {
 1000              		.loc 1 464 8 view .LVU301
 1001 011a 10BB     		cbnz	r0, .L65
 1002              	.L57:
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1003              		.loc 1 470 5 is_stmt 1 view .LVU302
 1004              	.LBB16:
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1005              		.loc 1 470 5 view .LVU303
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1006              		.loc 1 470 5 view .LVU304
 1007 011c 154B     		ldr	r3, .L66+12
 1008 011e 9A6D     		ldr	r2, [r3, #88]
 1009 0120 42F48022 		orr	r2, r2, #262144
 1010 0124 9A65     		str	r2, [r3, #88]
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1011              		.loc 1 470 5 view .LVU305
ARM GAS  /tmp/ccgE05p2.s 			page 31


 1012 0126 9A6D     		ldr	r2, [r3, #88]
 1013 0128 02F48022 		and	r2, r2, #262144
 1014 012c 0492     		str	r2, [sp, #16]
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1015              		.loc 1 470 5 view .LVU306
 1016 012e 049A     		ldr	r2, [sp, #16]
 1017              	.LBE16:
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1018              		.loc 1 470 5 view .LVU307
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1019              		.loc 1 472 5 view .LVU308
 1020              	.LBB17:
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1021              		.loc 1 472 5 view .LVU309
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1022              		.loc 1 472 5 view .LVU310
 1023 0130 DA6C     		ldr	r2, [r3, #76]
 1024 0132 42F00202 		orr	r2, r2, #2
 1025 0136 DA64     		str	r2, [r3, #76]
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1026              		.loc 1 472 5 view .LVU311
 1027 0138 DB6C     		ldr	r3, [r3, #76]
 1028 013a 03F00203 		and	r3, r3, #2
 1029 013e 0593     		str	r3, [sp, #20]
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1030              		.loc 1 472 5 view .LVU312
 1031 0140 059B     		ldr	r3, [sp, #20]
 1032              	.LBE17:
 472:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1033              		.loc 1 472 5 view .LVU313
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1034              		.loc 1 477 5 view .LVU314
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1035              		.loc 1 477 25 is_stmt 0 view .LVU315
 1036 0142 4FF44063 		mov	r3, #3072
 1037 0146 1D93     		str	r3, [sp, #116]
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1038              		.loc 1 478 5 is_stmt 1 view .LVU316
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1039              		.loc 1 478 26 is_stmt 0 view .LVU317
 1040 0148 0223     		movs	r3, #2
 1041 014a 1E93     		str	r3, [sp, #120]
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1042              		.loc 1 479 5 is_stmt 1 view .LVU318
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1043              		.loc 1 479 26 is_stmt 0 view .LVU319
 1044 014c 0023     		movs	r3, #0
 1045 014e 1F93     		str	r3, [sp, #124]
 480:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1046              		.loc 1 480 5 is_stmt 1 view .LVU320
 480:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1047              		.loc 1 480 27 is_stmt 0 view .LVU321
 1048 0150 0323     		movs	r3, #3
 1049 0152 2093     		str	r3, [sp, #128]
 481:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1050              		.loc 1 481 5 is_stmt 1 view .LVU322
 481:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccgE05p2.s 			page 32


 1051              		.loc 1 481 31 is_stmt 0 view .LVU323
 1052 0154 0723     		movs	r3, #7
 1053 0156 2193     		str	r3, [sp, #132]
 482:Core/Src/stm32l4xx_hal_msp.c **** 
 1054              		.loc 1 482 5 is_stmt 1 view .LVU324
 1055 0158 1DA9     		add	r1, sp, #116
 1056 015a 0948     		ldr	r0, .L66+24
 1057 015c FFF7FEFF 		bl	HAL_GPIO_Init
 1058              	.LVL60:
 1059              		.loc 1 489 1 is_stmt 0 view .LVU325
 1060 0160 65E7     		b	.L50
 1061              	.L65:
 466:Core/Src/stm32l4xx_hal_msp.c ****     }
 1062              		.loc 1 466 7 is_stmt 1 view .LVU326
 1063 0162 FFF7FEFF 		bl	Error_Handler
 1064              	.LVL61:
 1065 0166 D9E7     		b	.L57
 1066              	.L67:
 1067              		.align	2
 1068              	.L66:
 1069 0168 00380140 		.word	1073821696
 1070 016c 00440040 		.word	1073759232
 1071 0170 00480040 		.word	1073760256
 1072 0174 00100240 		.word	1073876992
 1073 0178 00000000 		.word	hdma_usart1_rx
 1074 017c 58000240 		.word	1073872984
 1075 0180 00040048 		.word	1207960576
 1076              		.cfi_endproc
 1077              	.LFE294:
 1079              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1080              		.align	1
 1081              		.global	HAL_UART_MspDeInit
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1086              	HAL_UART_MspDeInit:
 1087              	.LVL62:
 1088              	.LFB295:
 490:Core/Src/stm32l4xx_hal_msp.c **** 
 491:Core/Src/stm32l4xx_hal_msp.c **** /**
 492:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 493:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 494:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 495:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 496:Core/Src/stm32l4xx_hal_msp.c **** */
 497:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 498:Core/Src/stm32l4xx_hal_msp.c **** {
 1089              		.loc 1 498 1 view -0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 0, uses_anonymous_args = 0
 1093              		.loc 1 498 1 is_stmt 0 view .LVU328
 1094 0000 10B5     		push	{r4, lr}
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 4, -8
 1097              		.cfi_offset 14, -4
 499:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccgE05p2.s 			page 33


 1098              		.loc 1 499 3 is_stmt 1 view .LVU329
 1099              		.loc 1 499 11 is_stmt 0 view .LVU330
 1100 0002 0368     		ldr	r3, [r0]
 1101              		.loc 1 499 5 view .LVU331
 1102 0004 194A     		ldr	r2, .L76
 1103 0006 9342     		cmp	r3, r2
 1104 0008 06D0     		beq	.L73
 500:Core/Src/stm32l4xx_hal_msp.c ****   {
 501:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 502:Core/Src/stm32l4xx_hal_msp.c **** 
 503:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 504:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 505:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 506:Core/Src/stm32l4xx_hal_msp.c **** 
 507:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 508:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 509:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 510:Core/Src/stm32l4xx_hal_msp.c ****     */
 511:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 512:Core/Src/stm32l4xx_hal_msp.c **** 
 513:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 514:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 515:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 516:Core/Src/stm32l4xx_hal_msp.c **** 
 517:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 518:Core/Src/stm32l4xx_hal_msp.c ****   }
 519:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1105              		.loc 1 519 8 is_stmt 1 view .LVU332
 1106              		.loc 1 519 10 is_stmt 0 view .LVU333
 1107 000a 194A     		ldr	r2, .L76+4
 1108 000c 9342     		cmp	r3, r2
 1109 000e 14D0     		beq	.L74
 520:Core/Src/stm32l4xx_hal_msp.c ****   {
 521:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 522:Core/Src/stm32l4xx_hal_msp.c **** 
 523:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 524:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 525:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 526:Core/Src/stm32l4xx_hal_msp.c **** 
 527:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 528:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 529:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 530:Core/Src/stm32l4xx_hal_msp.c ****     */
 531:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 532:Core/Src/stm32l4xx_hal_msp.c **** 
 533:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 534:Core/Src/stm32l4xx_hal_msp.c **** 
 535:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 536:Core/Src/stm32l4xx_hal_msp.c ****   }
 537:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1110              		.loc 1 537 8 is_stmt 1 view .LVU334
 1111              		.loc 1 537 10 is_stmt 0 view .LVU335
 1112 0010 184A     		ldr	r2, .L76+8
 1113 0012 9342     		cmp	r3, r2
 1114 0014 1DD0     		beq	.L75
 1115              	.LVL63:
 1116              	.L68:
ARM GAS  /tmp/ccgE05p2.s 			page 34


 538:Core/Src/stm32l4xx_hal_msp.c ****   {
 539:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 540:Core/Src/stm32l4xx_hal_msp.c **** 
 541:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 542:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 543:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 544:Core/Src/stm32l4xx_hal_msp.c **** 
 545:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 546:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 547:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 548:Core/Src/stm32l4xx_hal_msp.c ****     */
 549:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 550:Core/Src/stm32l4xx_hal_msp.c **** 
 551:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 552:Core/Src/stm32l4xx_hal_msp.c **** 
 553:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 554:Core/Src/stm32l4xx_hal_msp.c ****   }
 555:Core/Src/stm32l4xx_hal_msp.c **** 
 556:Core/Src/stm32l4xx_hal_msp.c **** }
 1117              		.loc 1 556 1 view .LVU336
 1118 0016 10BD     		pop	{r4, pc}
 1119              	.LVL64:
 1120              	.L73:
 1121              		.loc 1 556 1 view .LVU337
 1122 0018 0446     		mov	r4, r0
 505:Core/Src/stm32l4xx_hal_msp.c **** 
 1123              		.loc 1 505 5 is_stmt 1 view .LVU338
 1124 001a 02F55842 		add	r2, r2, #55296
 1125 001e 136E     		ldr	r3, [r2, #96]
 1126 0020 23F48043 		bic	r3, r3, #16384
 1127 0024 1366     		str	r3, [r2, #96]
 511:Core/Src/stm32l4xx_hal_msp.c **** 
 1128              		.loc 1 511 5 view .LVU339
 1129 0026 4FF4C061 		mov	r1, #1536
 1130 002a 4FF09040 		mov	r0, #1207959552
 1131              	.LVL65:
 511:Core/Src/stm32l4xx_hal_msp.c **** 
 1132              		.loc 1 511 5 is_stmt 0 view .LVU340
 1133 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1134              	.LVL66:
 514:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1135              		.loc 1 514 5 is_stmt 1 view .LVU341
 1136 0032 206F     		ldr	r0, [r4, #112]
 1137 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1138              	.LVL67:
 1139 0038 EDE7     		b	.L68
 1140              	.LVL68:
 1141              	.L74:
 525:Core/Src/stm32l4xx_hal_msp.c **** 
 1142              		.loc 1 525 5 view .LVU342
 1143 003a 02F5E632 		add	r2, r2, #117760
 1144 003e 936D     		ldr	r3, [r2, #88]
 1145 0040 23F40033 		bic	r3, r3, #131072
 1146 0044 9365     		str	r3, [r2, #88]
 531:Core/Src/stm32l4xx_hal_msp.c **** 
 1147              		.loc 1 531 5 view .LVU343
 1148 0046 0C21     		movs	r1, #12
ARM GAS  /tmp/ccgE05p2.s 			page 35


 1149 0048 4FF09040 		mov	r0, #1207959552
 1150              	.LVL69:
 531:Core/Src/stm32l4xx_hal_msp.c **** 
 1151              		.loc 1 531 5 is_stmt 0 view .LVU344
 1152 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1153              	.LVL70:
 1154 0050 E1E7     		b	.L68
 1155              	.LVL71:
 1156              	.L75:
 543:Core/Src/stm32l4xx_hal_msp.c **** 
 1157              		.loc 1 543 5 is_stmt 1 view .LVU345
 1158 0052 02F5E432 		add	r2, r2, #116736
 1159 0056 936D     		ldr	r3, [r2, #88]
 1160 0058 23F48023 		bic	r3, r3, #262144
 1161 005c 9365     		str	r3, [r2, #88]
 549:Core/Src/stm32l4xx_hal_msp.c **** 
 1162              		.loc 1 549 5 view .LVU346
 1163 005e 4FF44061 		mov	r1, #3072
 1164 0062 0548     		ldr	r0, .L76+12
 1165              	.LVL72:
 549:Core/Src/stm32l4xx_hal_msp.c **** 
 1166              		.loc 1 549 5 is_stmt 0 view .LVU347
 1167 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1168              	.LVL73:
 1169              		.loc 1 556 1 view .LVU348
 1170 0068 D5E7     		b	.L68
 1171              	.L77:
 1172 006a 00BF     		.align	2
 1173              	.L76:
 1174 006c 00380140 		.word	1073821696
 1175 0070 00440040 		.word	1073759232
 1176 0074 00480040 		.word	1073760256
 1177 0078 00040048 		.word	1207960576
 1178              		.cfi_endproc
 1179              	.LFE295:
 1181              		.text
 1182              	.Letext0:
 1183              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 1184              		.file 3 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1185              		.file 4 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1186              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1187              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1188              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1189              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1190              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1191              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1192              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1193              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1194              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1195              		.file 14 "Core/Inc/main.h"
 1196              		.file 15 "<built-in>"
ARM GAS  /tmp/ccgE05p2.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccgE05p2.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccgE05p2.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccgE05p2.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccgE05p2.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccgE05p2.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccgE05p2.s:265    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/ccgE05p2.s:273    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccgE05p2.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccgE05p2.s:329    .text.HAL_ADC_MspDeInit:0000000000000034 $d
     /tmp/ccgE05p2.s:336    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccgE05p2.s:342    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccgE05p2.s:488    .text.HAL_TIM_Base_MspInit:00000000000000a0 $d
     /tmp/ccgE05p2.s:496    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccgE05p2.s:502    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccgE05p2.s:628    .text.HAL_TIM_MspPostInit:000000000000007c $d
     /tmp/ccgE05p2.s:636    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccgE05p2.s:642    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccgE05p2.s:715    .text.HAL_TIM_Base_MspDeInit:0000000000000050 $d
     /tmp/ccgE05p2.s:722    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccgE05p2.s:728    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccgE05p2.s:1069   .text.HAL_UART_MspInit:0000000000000168 $d
     /tmp/ccgE05p2.s:1080   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccgE05p2.s:1086   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccgE05p2.s:1174   .text.HAL_UART_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
hdma_usart1_rx
