/* 
 * Copyright (C) 2018 Amotus Solutions, Inc.
 */

#include "imx6ull.dtsi"

/ {
	model = "Variscite DART-6UL based on i.MX6 ULL";
	compatible = "variscite,imx6ull-variscite", "fsl,imx6ull";

	memory {
		reg = <0x80000000 0x20000000>;
	};

	clocks {
		rmii_refclk: oscillator {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <25000000>;
			clock-output-names = "rmii-ref";
		};
	};
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	/* BR24G04NUX-3TTR DRAM timings eeprom */
	dramcfg: eeprom@50 {
		compatible = "atmel,24c04";
		pagesize = <16>;
		reg = <0x50>;
		read-only;
	};
};

&snvs_rtc {
	status = "disabled";
};

&snvs_poweroff {
	status = "okay";
};

&iomuxc {
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
		MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x17059
		MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x17059
		MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x17059
		MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x17059
		MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x17059
		MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x17059
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
		MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x170b9
		MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x100b9
		MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x170b9
		MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x170b9
		MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x170b9
		MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x170b9
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
		MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x170f9
		MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x100f9
		MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x170f9
		MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x170f9
		MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x170f9
		MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x170f9
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
		MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x10069
		MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x17059
		MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x17059
		MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x17059
		MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x17059
		MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x17059
		MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x17059
		MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x17059
		MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x17059
		MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x17059
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
		MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x100b9
		MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x170b9
		MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x170b9
		MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x170b9
		MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x170b9
		MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x170b9
		MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x170b9
		MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x170b9
		MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x170b9
		MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x170b9
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
		MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x100f9
		MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x170f9
		MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x170f9
		MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x170f9
		MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x170f9
		MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x170f9
		MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x170f9
		MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x170f9
		MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x170f9
		MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x170f9
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
		MX6UL_PAD_UART4_TX_DATA__I2C1_SCL	0x4001b8b0
		MX6UL_PAD_UART4_RX_DATA__I2C1_SDA	0x4001b8b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
		MX6UL_PAD_UART5_TX_DATA__I2C2_SCL	0x4001b8b0
		MX6UL_PAD_UART5_RX_DATA__I2C2_SDA	0x4001b8b0
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
		MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	0x78b0
		>;
	};
};
