# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
#
# Run these checks with:
#  ./util/dvsim/dvsim.py hw/top_earlgrey/formal/chip_conn_cfg.hjson

,NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL,,,,,,

CONNECTION, FLASH_AST_OBS_CTRL_I, top_earlgrey.u_flash_ctrl.u_eflash.u_flash, fla_obs_o, u_ast, fla_obs_i
CONNECTION, AST_FLASH_OBS_CTRL_O, u_ast, obs_ctrl_o, top_earlgrey.u_flash_ctrl.u_eflash.u_flash, obs_ctrl_i
CONNECTION, AST_FLASH_PWR_DWN_O, u_ast, flash_power_down_h_o, top_earlgrey.u_flash_ctrl.u_eflash.u_flash, flash_power_down_h_i
CONNECTION, AST_FLASH_PWR_RDY_O, u_ast, flash_power_ready_h_o, top_earlgrey.u_flash_ctrl.u_eflash.u_flash, flash_power_ready_h_i
CONNECTION, AST_FLASH_BIST_EN_O, u_ast, flash_bist_en_o, top_earlgrey.u_flash_ctrl.u_eflash.u_flash, bist_enable_i
