5 11 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd printtimescale1.vcd -o printtimescale1.cdd -v printtimescale1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" printtimescale1.v 9 29 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 870004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" printtimescale1.v 0 18 1
2 2 14 c000f 1 0 21004 0 0 1 16 0 0
2 3 14 80008 0 1 1410 0 0 1 1 a
2 4 14 8000f 1 37 16 2 3
2 5 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 6 16 20002 1 0 1008 0 0 32 48 5 0
2 7 16 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 17 50008 1 0 21008 0 0 1 16 1 0
2 9 17 10001 0 1 1410 0 0 1 1 a
2 10 17 10008 1 37 1a 8 9
4 10 0 0 0
4 7 0 10 0
4 5 0 7 7
4 4 11 5 5
3 1 main.$u1 "main.$u1" printtimescale1.v 0 27 1
