Index: verif/alutb/tests/fast_clk.sv
===================================================================
--- verif/alutb/tests/fast_clk.sv	(.../svn+ssh://masvn/svn/o68/branches/uvmtut_v0.6/verif)	(revision 0)
+++ verif/alutb/tests/fast_clk.sv	(.../verif)	(revision 0)
@@ -0,0 +1,59 @@
+//-*- mode: Verilog; verilog-indent-level: 3; indent-tabs-mode: nil; tab-width: 1 -*-
+
+// **********************************************************************
+// * CAVIUM CONFIDENTIAL                                                 
+// *                                                                     
+// *                         PROPRIETARY NOTE                            
+// *                                                                     
+// * This software contains information confidential and proprietary to  
+// * Cavium, Inc. It shall not be reproduced in whole or in part, or     
+// * transferred to other documents, or disclosed to third parties, or   
+// * used for any purpose other than that for which it was obtained,     
+// * without the prior written consent of Cavium, Inc.                   
+// * (c) 2012, Cavium, Inc.  All rights reserved.                      
+// * (utg v0.7.1)
+// ***********************************************************************
+// File:   fast_clk.sv
+// Author: bhunter
+/* About:  <description>
+ *************************************************************************/
+
+`ifndef __FAST_CLK_SV__
+   `define __FAST_CLK_SV__
+
+   
+   `include "base_test.sv"
+
+// class: fast_clk_test_c
+// Run with a faster clock
+class fast_clk_test_c extends base_test_c;
+   `uvm_component_utils_begin(fast_clk_test_c)
+   `uvm_component_utils_end
+
+   //----------------------------------------------------------------------------------------
+   // Group: Methods
+   function new(string name="test",
+                uvm_component parent=null);
+      super.new(name, parent);
+   endfunction : new
+
+   ////////////////////////////////////////////
+   // func: build_phase
+   virtual function void build_phase(uvm_phase phase);
+      super.build_phase(phase);
+   endfunction : build_phase
+
+   ////////////////////////////////////////////
+   // func: end_of_elaboration_phase
+   virtual function void end_of_elaboration_phase(uvm_phase phase);
+      super.end_of_elaboration_phase(phase);
+      tb_clk_drv.randomize(period_ps) with {
+         period_ps inside {[1800:1999]};
+      };
+      `cn_info(("Selected a period of %0dps.", tb_clk_drv.period_ps))
+   endfunction : end_of_elaboration_phase
+
+endclass : fast_clk_test_c
+   
+`endif // __FAST_CLK_SV__
+      
\ No newline at end of file
Index: verif/alutb/alutb.flist
===================================================================
--- verif/alutb/alutb.flist	(.../svn+ssh://masvn/svn/o68/branches/uvmtut_v0.6/verif)	(revision 104137)
+++ verif/alutb/alutb.flist	(.../verif)	(working copy)
@@ -7,4 +7,6 @@
 ../../verif/alutb/alu_wrapper.sv
 ../../verif/alutb/tests/basic.sv
 ../../verif/alutb/tests/base_test.sv
+../../verif/alutb/tests/fast_clk.sv
 
+
