{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652781552995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652781552995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 11:59:12 2022 " "Processing started: Tue May 17 11:59:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652781552995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652781552995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise_7_code_lock -c Exercise_7_code_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise_7_code_lock -c Exercise_7_code_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652781552995 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652781553489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_tester-code_lock_tester_impl " "Found design unit 1: code_lock_tester-code_lock_tester_impl" {  } { { "code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553964 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_tester " "Found entity 1: code_lock_tester" {  } { { "code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652781553964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple-code_lock_simple_impl " "Found design unit 1: code_lock_simple-code_lock_simple_impl" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553967 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple " "Found entity 1: code_lock_simple" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652781553967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-synch_impl " "Found design unit 1: synch-synch_impl" {  } { { "synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553969 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652781553969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_simple_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_simple_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple_fsm-code_lock_simple_fsm_impl " "Found design unit 1: code_lock_simple_fsm-code_lock_simple_fsm_impl" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553972 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple_fsm " "Found entity 1: code_lock_simple_fsm" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652781553972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652781553972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Code_lock_simple " "Elaborating entity \"Code_lock_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652781554012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "synch synch:synchronizer A:synch_impl " "Elaborating entity \"synch\" using architecture \"A:synch_impl\" for hierarchy \"synch:synchronizer\"" {  } { { "Code_lock_simple.vhd" "synchronizer" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652781554059 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resync synch.vhd(20) " "VHDL Process Statement warning at synch.vhd(20): inferring latch(es) for signal or variable \"resync\", which holds its previous value in one or more paths through the process" {  } { { "synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652781554060 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync1:resync\[3\] synch.vhd(23) " "Inferred latch for \"sync1:resync\[3\]\" at synch.vhd(23)" {  } { { "synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652781554060 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync1:resync\[2\] synch.vhd(23) " "Inferred latch for \"sync1:resync\[2\]\" at synch.vhd(23)" {  } { { "synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652781554061 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code_lock_simple_fsm code_lock_simple_fsm:code_lock_fsm A:code_lock_simple_fsm_impl " "Elaborating entity \"code_lock_simple_fsm\" using architecture \"A:code_lock_simple_fsm_impl\" for hierarchy \"code_lock_simple_fsm:code_lock_fsm\"" {  } { { "Code_lock_simple.vhd" "code_lock_fsm" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652781554068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset code_lock_simple_fsm.vhd(23) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652781554069 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 code_lock_simple_fsm.vhd(54) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(54): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652781554069 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 code_lock_simple_fsm.vhd(66) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(66): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652781554069 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lock VCC " "Pin \"lock\" is stuck at VCC" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652781554428 "|code_lock_simple|lock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652781554428 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652781554433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652781554576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[0\] " "No output dependent on input pin \"code\[0\]\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|code[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[1\] " "No output dependent on input pin \"code\[1\]\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|code[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[2\] " "No output dependent on input pin \"code\[2\]\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|code[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[3\] " "No output dependent on input pin \"code\[3\]\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|code[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652781554605 "|code_lock_simple|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652781554605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652781554606 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652781554606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652781554606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652781554624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 11:59:14 2022 " "Processing ended: Tue May 17 11:59:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652781554624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652781554624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652781554624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652781554624 ""}
