

================================================================
== Vitis HLS Report for 'transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.878 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  0.416 us|  0.416 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1                                    |      103|      103|        13|          -|          -|     8|        no|
        | + transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2  |        3|        3|         1|          1|          1|     4|       yes|
        | + transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3   |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 5 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0 = alloca i64 1"   --->   Operation 12 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1 = alloca i64 1"   --->   Operation 13 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2 = alloca i64 1"   --->   Operation 14 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3 = alloca i64 1"   --->   Operation 15 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4 = alloca i64 1"   --->   Operation 16 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5 = alloca i64 1"   --->   Operation 17 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6 = alloca i64 1"   --->   Operation 18 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7 = alloca i64 1"   --->   Operation 19 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0 = alloca i64 1"   --->   Operation 20 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1 = alloca i64 1"   --->   Operation 21 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2 = alloca i64 1"   --->   Operation 22 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3 = alloca i64 1"   --->   Operation 23 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4 = alloca i64 1"   --->   Operation 24 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5 = alloca i64 1"   --->   Operation 25 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6 = alloca i64 1"   --->   Operation 26 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7 = alloca i64 1"   --->   Operation 27 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_real_V_0, i22 %l_memWidePipoBuff_superSample_M_real_V_1, i22 %l_memWidePipoBuff_superSample_M_real_V_2, i22 %l_memWidePipoBuff_superSample_M_real_V_3, i22 %l_memWidePipoBuff_superSample_M_real_V_4, i22 %l_memWidePipoBuff_superSample_M_real_V_5, i22 %l_memWidePipoBuff_superSample_M_real_V_6, i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:66]   --->   Operation 28 'specmemcore' 'specmemcore_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:66]   --->   Operation 29 'specmemcore' 'specmemcore_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln71 = br void %.split8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 30 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%blk208 = phi i3 0, void %arrayctor.loop, i3 %blk, void"   --->   Operation 31 'phi' 'blk208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 33 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.57ns)   --->   "%blk = add i3 %blk208, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 34 'add' 'blk' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln76207 = phi i2 1, void %.split8, i2 %add_ln76, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 36 'phi' 'add_ln76207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%icmp_ln77206 = phi i1 0, void %.split8, i1 %icmp_ln77, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 37 'phi' 'icmp_ln77206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c_2205 = phi i2 0, void %.split8, i2 %c, void %.split2"   --->   Operation 38 'phi' 'c_2205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r204 = phi i2 0, void %.split8, i2 %r, void %.split2"   --->   Operation 39 'phi' 'r204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten203 = phi i2 0, void %.split8, i2 %add_ln76_2, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 40 'phi' 'indvar_flatten203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 42 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln76 = select i1 %icmp_ln77206, i2 0, i2 %c_2205" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 43 'select' 'select_ln76' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%r = select i1 %icmp_ln77206, i2 %add_ln76207, i2 %r204" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 44 'select' 'r' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln81)   --->   "%shl_ln76 = shl i2 %r, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 45 'shl' 'shl_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%fftInStrm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fftInStrm" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'fftInStrm_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %fftInStrm_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_15 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_16 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_17 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 128, i32 149" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_18 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 160, i32 181" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_19 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 192, i32 213" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_20 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 224, i32 245" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_21 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 256, i32 277" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145_22 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 288, i32 309" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'trunc_ln145_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln145_23 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 320, i32 341" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'trunc_ln145_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_24 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 352, i32 373" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_25 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 384, i32 405" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln145_26 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 416, i32 437" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'trunc_ln145_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln145_27 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 448, i32 469" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'trunc_ln145_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln145_28 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 480, i32 501" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'trunc_ln145_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln81 = add i2 %select_ln76, i2 %shl_ln76" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 65 'add' 'add_ln81' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i2 %add_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 66 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 67 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145, i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 68 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 69 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_s, i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 70 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 71 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_15, i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 72 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 73 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_16, i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 74 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 75 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_17, i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 77 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_18, i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 78 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 79 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_19, i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 80 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 81 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_20, i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 82 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 83 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_21, i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 84 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 85 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_22, i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 86 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 87 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_23, i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 88 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 89 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_24, i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 90 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 91 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_25, i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 92 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 93 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_26, i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 94 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 95 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_27, i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 96 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 97 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_28, i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 98 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 99 [1/1] (0.43ns)   --->   "%c = add i2 %select_ln76, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 99 'add' 'c' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns)   --->   "%add_ln76_2 = add i2 %indvar_flatten203, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 100 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.34ns)   --->   "%icmp_ln77 = icmp_eq  i2 %c, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 101 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.43ns)   --->   "%add_ln76 = add i2 %r, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 102 'add' 'add_ln76' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp_eq  i2 %indvar_flatten203, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 103 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split2, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln89 = br void %.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 105 'br' 'br_ln89' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln89202 = phi i2 %add_ln89, void %.preheader, i2 1, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 106 'phi' 'add_ln89202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%icmp_ln90201 = phi i1 %icmp_ln90, void %.preheader, i1 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 107 'phi' 'icmp_ln90201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%r_16200 = phi i2 %r_17, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'r_16200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%c199 = phi i2 %c_2, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 109 'phi' 'c199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten7198 = phi i2 %add_ln89_2, void %.preheader, i2 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 110 'phi' 'indvar_flatten7198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln89 = select i1 %icmp_ln90201, i2 0, i2 %r_16200" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 111 'select' 'select_ln89' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.27ns)   --->   "%c_2 = select i1 %icmp_ln90201, i2 %add_ln89202, i2 %c199" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 112 'select' 'c_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%shl_ln92 = shl i2 %select_ln89, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 113 'shl' 'shl_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln92 = add i2 %shl_ln92, i2 %c_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 114 'add' 'add_ln92' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %add_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 115 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 116 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 117 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 118 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 119 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 120 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 121 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 122 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 123 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 124 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 125 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 126 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 127 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 128 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 129 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 130 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 131 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 132 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 133 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 134 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 135 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 136 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 137 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 138 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 139 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 140 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 141 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 142 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 143 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 144 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 145 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 146 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 147 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 148 [1/1] (0.43ns)   --->   "%r_17 = add i2 %select_ln89, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 148 'add' 'r_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.43ns)   --->   "%add_ln89_2 = add i2 %indvar_flatten7198, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 149 'add' 'add_ln89_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.34ns)   --->   "%icmp_ln90 = icmp_eq  i2 %r_17, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 150 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.43ns)   --->   "%add_ln89 = add i2 %c_2, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 151 'add' 'add_ln89' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.34ns)   --->   "%icmp_ln89 = icmp_eq  i2 %indvar_flatten7198, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 152 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.preheader, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 153 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 154 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 154 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 155 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 155 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 156 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 157 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 157 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 158 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 158 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 159 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 159 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 160 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 160 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 161 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 161 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 162 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 162 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 163 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 163 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 164 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 164 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 165 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 165 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 166 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 166 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 167 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 167 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 168 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 168 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 169 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 169 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.79>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 171 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 172 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 173 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 174 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 175 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 176 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 177 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 178 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 178 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 179 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 180 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 181 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 182 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 183 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 183 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 184 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 184 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 185 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 185 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 186 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 186 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 187 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 188 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 188 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 189 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i502 @_ssdm_op_BitConcatenate.i502.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %l_memWidePipoBuff_superSample_M_imag_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_0_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_0_load" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i502 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_transBlkMatrixStream, i512 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 0.49>
ST_8 : Operation 193 [1/1] (0.49ns)   --->   "%icmp_ln71 = icmp_eq  i3 %blk208, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 193 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split8, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 194 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:101]   --->   Operation 195 'ret' 'ret_ln101' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('blk') with incoming values : ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71) [26]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('blk') with incoming values : ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71) [26]  (0 ns)
	'add' operation ('blk', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71) [29]  (0.572 ns)

 <State 3>: 2.88ns
The critical path consists of the following:
	fifo read operation ('fftInStrm_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fftInStrm' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.23 ns)
	'store' operation ('store_ln81', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81) of variable 'trunc_ln145', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'l_memWidePipoBuff_superSample_M_real_V_0' [64]  (1.65 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('add_ln89202', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89) with incoming values : ('add_ln89', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89) [104]  (0.387 ns)

 <State 5>: 2.36ns
The critical path consists of the following:
	'phi' operation ('add_ln89202', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89) with incoming values : ('add_ln89', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89) [104]  (0 ns)
	'select' operation ('c_2', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89) [112]  (0.278 ns)
	'add' operation ('add_ln92', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92) [116]  (0.436 ns)
	'getelementptr' operation ('l_memWidePipoBuff_superSample_M_real_V_0_addr_2', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92) [118]  (0 ns)
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [119]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [119]  (1.65 ns)

 <State 7>: 2.79ns
The critical path consists of the following:
	'load' operation ('l_memWidePipoBuff_superSample_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92) on array 'l_memWidePipoBuff_superSample_M_real_V_0' [119]  (1.65 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'l_transBlkMatrixStream' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [152]  (1.15 ns)

 <State 8>: 0.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln71', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71) [160]  (0.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
