/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [26:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[110] ? in_data[138] : in_data[106];
  assign celloutsig_0_2z = in_data[86] ? celloutsig_0_1z[4] : celloutsig_0_0z;
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_5z | celloutsig_1_7z[3]);
  assign celloutsig_0_7z = celloutsig_0_0z ^ celloutsig_0_3z[6];
  assign celloutsig_1_19z = celloutsig_1_11z[12] ^ in_data[126];
  assign celloutsig_1_18z = { celloutsig_1_13z[2:0], celloutsig_1_7z, celloutsig_1_8z } === in_data[170:161];
  assign celloutsig_0_5z = { in_data[80:79], celloutsig_0_3z, celloutsig_0_0z } || { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } || { in_data[171:163], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[81] & ~(in_data[62]);
  assign celloutsig_0_12z = celloutsig_0_10z[6] & ~(celloutsig_0_6z);
  assign celloutsig_1_8z = celloutsig_1_3z & ~(celloutsig_1_1z[4]);
  assign celloutsig_0_4z = in_data[20] & celloutsig_0_3z[4];
  assign celloutsig_1_2z = in_data[137] & in_data[173];
  assign celloutsig_0_6z = | { celloutsig_0_3z[13:3], celloutsig_0_2z };
  assign celloutsig_1_5z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[112:99] };
  assign celloutsig_1_13z = celloutsig_1_11z[7:1] - { celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_11z = in_data[8:5] ~^ { celloutsig_0_3z[10:9], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[124:119] ~^ { in_data[120:116], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[158:145], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z } ~^ in_data[170:144];
  assign celloutsig_1_7z = { celloutsig_1_1z[2:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } ^ celloutsig_1_1z;
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 14'h0000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[55:45], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z[10:1] = { in_data[82:75], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[31:22];
  assign celloutsig_0_10z[7:1] = celloutsig_0_3z[11:5] ~^ { celloutsig_0_3z[6:2], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_10z[0] = 1'h1;
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
