<stg><name>conv1</name>


<trans_list>

<trans id="672" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="43" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="54" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="78" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="80" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="82" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="88" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_rd_req"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i3 [ 0, %0 ], [ %indvar_next, %burst.rd.body61 ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header:1  %exitcond9 = icmp eq i3 %indvar, -2

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header:3  %indvar_next = add i3 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond9, label %burst.rd.header16.preheader, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
burst.rd.body:4  switch i3 %indvar, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body61:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body61:1  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV1_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:3  %BIAS_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_read"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store float %BIAS_read, float* @B_CONV1_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store float %BIAS_read, float* @B_CONV1_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store float %BIAS_read, float* @B_CONV1_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store float %BIAS_read, float* @B_CONV1_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:0  store float %BIAS_read, float* @B_CONV1_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="7"/>
</and_exp><and_exp><literal name="indvar" val="6"/>
</and_exp><and_exp><literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store float %BIAS_read, float* @B_CONV1_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvar" val="7"/>
</and_exp><and_exp><literal name="indvar" val="6"/>
</and_exp><and_exp><literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header16.preheader:0  %FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_rd_req"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header16.preheader:1  br label %burst.rd.header16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header16:0  %indvar8 = phi i11 [ %indvar_next4, %burst.rd.body17 ], [ 0, %burst.rd.header16.preheader ]

]]></Node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header16:1  %exitcond7 = icmp eq i11 %indvar8, -1024

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header16:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header16:3  %indvar_next4 = add i11 %indvar8, 1

]]></Node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header16:4  br i1 %exitcond7, label %burst.rd.header29.preheader, label %burst.rd.body17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body17:4  %FM_DDR_BUFF1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_read"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body17:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body17:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body17:2  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_pic_in_OC_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="11">
<![CDATA[
burst.rd.body17:3  %indvar1 = zext i11 %indvar8 to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body17:5  %pic_in_addr_1 = getelementptr [1024 x float]* @pic_in, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="pic_in_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
burst.rd.body17:6  store float %FM_DDR_BUFF1_read, float* %pic_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body17:7  %burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend26"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body17:8  br label %burst.rd.header16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="148" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="149" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="150" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="151" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="152" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header29.preheader:0  %WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_rd_req"/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header29.preheader:1  br label %burst.rd.header29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.rd.header29:0  %indvar2 = phi i8 [ %indvar_next5, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
burst.rd.header29:1  %phi_mul = phi i16 [ %next_mul, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.rd.header29:2  %phi_urem = phi i8 [ %idx_urem, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header29:3  %exitcond8 = icmp eq i8 %indvar2, -106

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header29:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header29:5  %indvar_next5 = add i8 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header29:6  br i1 %exitcond8, label %burst.rd.end28.preheader, label %burst.rd.body30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body30:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="162" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body30:4  %next_mul = add i16 328, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="8">
<![CDATA[
burst.rd.body30:5  %tmp = trunc i8 %phi_urem to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body30:16  %div_t = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="div_t"/></StgValue>
</operation>

<operation id="165" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
burst.rd.body30:17  switch i3 %div_t, label %branch11 [
    i3 0, label %branch6
    i3 1, label %branch7
    i3 2, label %branch8
    i3 3, label %branch9
    i3 -4, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body3074:0  %next_urem = add i8 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="167" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body3074:1  %tmp_103 = icmp ult i8 %next_urem, 25

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.body3074:2  %idx_urem = select i1 %tmp_103, i8 %next_urem, i8 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body3074:3  %burstread_rend39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend39"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body3074:4  br label %burst.rd.header29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body30:3  %WEIGHT_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_read"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body30:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body30:2  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV1_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.body30:6  %tmp_s = icmp ult i5 %tmp, -7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.body30:7  %tmp_87 = add i5 7, %tmp

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.body30:8  %tmp_64 = select i1 %tmp_s, i5 %tmp, i5 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
burst.rd.body30:9  %tmp_88 = zext i5 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:10  %W_CONV1_0_addr = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:11  %W_CONV1_1_addr = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_1_addr"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:12  %W_CONV1_2_addr = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_2_addr"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:13  %W_CONV1_3_addr = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_3_addr"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:14  %W_CONV1_4_addr = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_4_addr"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body30:15  %W_CONV1_5_addr = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="W_CONV1_5_addr"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:0  store float %WEIGHT_read, float* %W_CONV1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:0  store float %WEIGHT_read, float* %W_CONV1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:0  store float %WEIGHT_read, float* %W_CONV1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0  store float %WEIGHT_read, float* %W_CONV1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0  store float %WEIGHT_read, float* %W_CONV1_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="7"/>
</and_exp><and_exp><literal name="div_t" val="6"/>
</and_exp><and_exp><literal name="div_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch11:0  store float %WEIGHT_read, float* %W_CONV1_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="7"/>
</and_exp><and_exp><literal name="div_t" val="6"/>
</and_exp><and_exp><literal name="div_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body3074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end28.preheader:0  br label %burst.rd.end28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
burst.rd.end28:0  %exitcond_flatten16 = phi i1 [ %exitcond_flatten10, %.preheader14 ], [ false, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
burst.rd.end28:1  %exitcond_flatten17 = phi i1 [ %exitcond_flatten9, %.preheader14 ], [ false, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten17"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
burst.rd.end28:2  %exitcond_flatten18 = phi i1 [ %exitcond_flatten, %.preheader14 ], [ false, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten18"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
burst.rd.end28:3  %exitcond11 = phi i1 [ %exitcond4, %.preheader14 ], [ false, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.end28:4  %kc_cast = phi i3 [ %kc_cast_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="kc_cast"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.end28:5  %chl_out2 = phi i3 [ %chl_out_3, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="chl_out2"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
burst.rd.end28:6  %c = phi i5 [ %c_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.rd.end28:7  %indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
burst.rd.end28:8  %r = phi i5 [ %r_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.end28:9  %indvar_flatten9 = phi i13 [ %indvar_flatten_next9, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
burst.rd.end28:10  %indvar_flatten10 = phi i16 [ %indvar_flatten_next1, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.end28:11  %kr = phi i3 [ %kr_cast_mid2_v, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.end28:12  %indvar_flatten11 = phi i17 [ %indvar_flatten_next1_1, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end28:13  %kr_2 = add i3 %kr, 1

]]></Node>
<StgValue><ssdm name="kr_2"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end28:15  %kc_mid = select i1 %exitcond_flatten16, i3 0, i3 %kc_cast

]]></Node>
<StgValue><ssdm name="kc_mid"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end28:16  %kr_cast_mid2_v = select i1 %exitcond_flatten16, i3 %kr_2, i3 %kr

]]></Node>
<StgValue><ssdm name="kr_cast_mid2_v"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:18  %not_exitcond_flatten = xor i1 %exitcond_flatten16, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:19  %exitcond4_mid = and i1 %exitcond11, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond4_mid"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:20  %exitcond_flatten_mid = and i1 %exitcond_flatten18, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:21  %exitcond_flatten13_m = and i1 %exitcond_flatten17, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten13_m"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:24  %tmp_89 = or i1 %exitcond_flatten13_m, %exitcond_flatten16

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:25  %r_mid = select i1 %tmp_89, i5 0, i5 %r

]]></Node>
<StgValue><ssdm name="r_mid"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:28  %exitcond_flatten13_n = xor i1 %exitcond_flatten17, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten13_n"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:29  %not_exitcond_flatten_4 = or i1 %exitcond_flatten16, %exitcond_flatten13_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_4"/></StgValue>
</operation>

<operation id="221" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:30  %exitcond4_mid4 = and i1 %exitcond4_mid, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond4_mid4"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:31  %exitcond_flatten_mid_7 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_7"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:34  %tmp_90 = or i1 %exitcond_flatten_mid_7, %exitcond_flatten13_m

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:35  %tmp_86 = or i1 %tmp_90, %exitcond_flatten16

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:36  %c_mid3 = select i1 %tmp_86, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="c_mid3"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:37  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten_mid_7, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:38  %exitcond4_mid5 = and i1 %exitcond4_mid4, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond4_mid5"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:42  %tmp_91 = or i1 %exitcond4_mid5, %exitcond_flatten_mid_7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end28:43  %tmp_92 = or i1 %tmp_91, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end28:44  %chl_out2_mid2 = select i1 %tmp_92, i3 0, i3 %chl_out2

]]></Node>
<StgValue><ssdm name="chl_out2_mid2"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end28:47  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader14:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1  %chl_out_3 = add i3 %chl_out2_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_out_3"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14:3  %indvar_flatten_next = select i1 %tmp_86, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader14:4  %indvar_flatten11_op = add i13 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11_op"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader14:5  %indvar_flatten_next9 = select i1 %tmp_89, i13 1, i13 %indvar_flatten11_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader14:6  %indvar_flatten31_op = add i16 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten31_op"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader14:7  %indvar_flatten_next1 = select i1 %exitcond_flatten16, i16 1, i16 %indvar_flatten31_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:8  %exitcond4 = icmp eq i3 %chl_out_3, -2

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14:9  %exitcond_flatten = icmp eq i8 %indvar_flatten_next, -88

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader14:10  %exitcond_flatten9 = icmp eq i13 %indvar_flatten_next9, -3488

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader14:11  %exitcond_flatten10 = icmp eq i16 %indvar_flatten_next1, 23520

]]></Node>
<StgValue><ssdm name="exitcond_flatten10"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader14:12  %exitcond_flatten11 = icmp eq i17 %indvar_flatten11, -13473

]]></Node>
<StgValue><ssdm name="exitcond_flatten11"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:13  br i1 %exitcond_flatten11, label %.preheader13.preheader, label %burst.rd.end28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="3">
<![CDATA[
burst.rd.end28:17  %kr_cast_mid2 = zext i3 %kr_cast_mid2_v to i5

]]></Node>
<StgValue><ssdm name="kr_cast_mid2"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten13_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end28:22  %kc = add i3 %kc_mid, 1

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end28:26  %kc_cast_mid2 = select i1 %exitcond_flatten13_m, i3 %kc, i3 %kc_mid

]]></Node>
<StgValue><ssdm name="kc_cast_mid2"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="3">
<![CDATA[
burst.rd.end28:27  %kc_cast_mid2_cast = zext i3 %kc_cast_mid2 to i5

]]></Node>
<StgValue><ssdm name="kc_cast_mid2_cast"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten_mid_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end28:32  %r_6 = add i5 %r_mid, 1

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:39  %r_mid2 = select i1 %exitcond_flatten_mid_7, i5 %r_6, i5 %r_mid

]]></Node>
<StgValue><ssdm name="r_mid2"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_mid5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end28:40  %c_6 = add i5 %c_mid3, 1

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:45  %c_mid2 = select i1 %exitcond4_mid5, i5 %c_6, i5 %c_mid3

]]></Node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end28:49  %tmp_56 = add i5 %c_mid2, %kc_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end28:50  %tmp_58 = add i5 %r_mid2, %kr_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="256" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:51  %tmp_93 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_58, i5 %tmp_56)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.end28:52  %tmp_94 = zext i10 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:53  %pic_in_addr = getelementptr [1024 x float]* @pic_in, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="pic_in_addr"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:54  %pic_in_load = load float* %pic_in_addr, align 4

]]></Node>
<StgValue><ssdm name="pic_in_load"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="3">
<![CDATA[
burst.rd.end28:55  %tmp_60_cast = zext i3 %kc_cast_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="3">
<![CDATA[
burst.rd.end28:56  %tmp_61_cast = zext i3 %kr_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
burst.rd.end28:57  %tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_cast_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="5">
<![CDATA[
burst.rd.end28:58  %p_shl14_cast = zext i5 %tmp_95 to i6

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end28:59  %tmp_96 = add i6 %tmp_61_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end28:60  %tmp_97 = add i6 %tmp_96, 25

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end28:61  %tmp_98 = add i6 %tmp_97, %tmp_60_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.end28:62  %tmp_106_cast = sext i6 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:63  %W_CONV1_0_addr_1 = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_0_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:64  %W_CONV1_1_addr_1 = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_1_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:65  %W_CONV1_2_addr_1 = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_2_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:66  %W_CONV1_3_addr_1 = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_3_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:67  %W_CONV1_4_addr_1 = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_4_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:68  %W_CONV1_5_addr_1 = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="W_CONV1_5_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:69  %W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_0_load"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:70  %W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_1_load"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:71  %W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_2_load"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:72  %W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_3_load"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:73  %W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_4_load"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:74  %W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_5_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="280" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:54  %pic_in_load = load float* %pic_in_addr, align 4

]]></Node>
<StgValue><ssdm name="pic_in_load"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:69  %W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_0_load"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:70  %W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_1_load"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:71  %W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_2_load"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:72  %W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_3_load"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:73  %W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_4_load"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end28:74  %W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV1_5_load"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
burst.rd.end28:75  %tmp_67 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %W_CONV1_0_load, float %W_CONV1_1_load, float %W_CONV1_2_load, float %W_CONV1_3_load, float %W_CONV1_4_load, float %W_CONV1_5_load, i3 %chl_out2_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
burst.rd.end28:101  switch i3 %chl_out2_mid2, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="289" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:76  %tmp_62 = fmul float %pic_in_load, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="290" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:76  %tmp_62 = fmul float %pic_in_load, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="291" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:76  %tmp_62 = fmul float %pic_in_load, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="5">
<![CDATA[
burst.rd.end28:77  %tmp_63_cast = zext i5 %c_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end28:78  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end28:79  %p_shl_cast = zext i10 %tmp_99 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
burst.rd.end28:80  %tmp_100 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="7">
<![CDATA[
burst.rd.end28:81  %p_shl15_cast = zext i7 %tmp_100 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end28:82  %tmp_101 = sub i11 %p_shl_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end28:83  %tmp_102 = add i11 %tmp_101, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="11">
<![CDATA[
burst.rd.end28:84  %tmp_110_cast = sext i11 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:85  %conv1_buff_0_addr_1 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:86  %conv1_buff_1_addr_1 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:87  %conv1_buff_2_addr_1 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:88  %conv1_buff_3_addr_1 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:89  %conv1_buff_4_addr_1 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end28:90  %conv1_buff_5_addr_1 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:91  %conv1_buff_0_load_5 = load float* %conv1_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_5"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:92  %conv1_buff_1_load_5 = load float* %conv1_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_5"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:93  %conv1_buff_2_load_5 = load float* %conv1_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_5"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:94  %conv1_buff_3_load_5 = load float* %conv1_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_5"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:95  %conv1_buff_4_load_5 = load float* %conv1_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_5"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:96  %conv1_buff_5_load_5 = load float* %conv1_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="312" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:76  %tmp_62 = fmul float %pic_in_load, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:91  %conv1_buff_0_load_5 = load float* %conv1_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_5"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:92  %conv1_buff_1_load_5 = load float* %conv1_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_5"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:93  %conv1_buff_2_load_5 = load float* %conv1_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_5"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:94  %conv1_buff_3_load_5 = load float* %conv1_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_5"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:95  %conv1_buff_4_load_5 = load float* %conv1_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_5"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
burst.rd.end28:96  %conv1_buff_5_load_5 = load float* %conv1_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_5"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
burst.rd.end28:97  %tmp_68 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_5, float %conv1_buff_1_load_5, float %conv1_buff_2_load_5, float %conv1_buff_3_load_5, float %conv1_buff_4_load_5, float %conv1_buff_5_load_5, i3 %chl_out2_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="320" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:98  %tmp_65 = fadd float %tmp_68, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end28:100  %indvar_flatten_next1_1 = add i17 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="322" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:98  %tmp_65 = fadd float %tmp_68, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="323" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:98  %tmp_65 = fadd float %tmp_68, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="324" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:98  %tmp_65 = fadd float %tmp_68, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="325" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end28:14  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv1_label1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end28:23  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end28:33  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end28:41  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end28:46  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end28:48  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end28:98  %tmp_65 = fadd float %tmp_68, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end28:99  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117600, i64 117600, i64 117600) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="333" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch22:0  store float %tmp_65, float* %conv1_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch21:0  store float %tmp_65, float* %conv1_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch20:0  store float %tmp_65, float* %conv1_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch19:0  store float %tmp_65, float* %conv1_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch18:0  store float %tmp_65, float* %conv1_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out2_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out2_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch23:0  store float %tmp_65, float* %conv1_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out2_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out2_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out2_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="345" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="346" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader13:0  %exitcond_flatten19 = phi i1 [ %exitcond_flatten12, %._crit_edge115 ], [ false, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten19"/></StgValue>
</operation>

<operation id="347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader13:1  %exitcond12 = phi i1 [ %exitcond1, %._crit_edge115 ], [ false, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="348" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:2  %chl_out4 = phi i3 [ %chl_out, %._crit_edge115 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="chl_out4"/></StgValue>
</operation>

<operation id="349" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:3  %c7 = phi i5 [ %c2_mid2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="c7"/></StgValue>
</operation>

<operation id="350" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader13:4  %indvar_flatten12 = phi i8 [ %indvar_flatten_next1_2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="351" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:5  %r7 = phi i5 [ %r1_mid2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="r7"/></StgValue>
</operation>

<operation id="352" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader13:6  %indvar_flatten13 = phi i13 [ %indvar_flatten_next1_3, %._crit_edge115 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="353" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:7  %r_4 = add i5 1, %r7

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="354" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:9  %c2_mid = select i1 %exitcond_flatten19, i5 0, i5 %c7

]]></Node>
<StgValue><ssdm name="c2_mid"/></StgValue>
</operation>

<operation id="355" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:10  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten19, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:11  %exitcond1_mid = and i1 %exitcond12, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:12  %r1_mid2 = select i1 %exitcond_flatten19, i5 %r_4, i5 %r7

]]></Node>
<StgValue><ssdm name="r1_mid2"/></StgValue>
</operation>

<operation id="358" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:13  %c_4 = add i5 1, %c2_mid

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="359" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:15  %tmp_104 = or i1 %exitcond1_mid, %exitcond_flatten19

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="360" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader13:16  %chl_out3_mid2 = select i1 %tmp_104, i3 0, i3 %chl_out4

]]></Node>
<StgValue><ssdm name="chl_out3_mid2"/></StgValue>
</operation>

<operation id="361" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13:19  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="362" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge115:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="363" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge115:1  %chl_out = add i3 %chl_out3_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_out"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge115:2  %indvar_flatten68_op = add i8 %indvar_flatten12, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten68_op"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge115:3  %indvar_flatten_next1_2 = select i1 %exitcond_flatten19, i8 1, i8 %indvar_flatten68_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_2"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge115:4  %exitcond1 = icmp eq i3 %chl_out, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="367" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge115:5  %exitcond_flatten12 = icmp eq i8 %indvar_flatten_next1_2, -88

]]></Node>
<StgValue><ssdm name="exitcond_flatten12"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge115:6  %exitcond_flatten13 = icmp eq i13 %indvar_flatten13, -3489

]]></Node>
<StgValue><ssdm name="exitcond_flatten13"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge115:7  br i1 %exitcond_flatten13, label %.preheader10.preheader, label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="370" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:17  %c2_mid2 = select i1 %exitcond1_mid, i5 %c_4, i5 %c2_mid

]]></Node>
<StgValue><ssdm name="c2_mid2"/></StgValue>
</operation>

<operation id="371" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="5">
<![CDATA[
.preheader13:21  %tmp_39_cast = zext i5 %c2_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="372" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:22  %tmp_105 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r1_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="373" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="10">
<![CDATA[
.preheader13:23  %p_shl16_cast = zext i10 %tmp_105 to i11

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="374" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader13:24  %tmp_106 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r1_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="375" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="7">
<![CDATA[
.preheader13:25  %p_shl17_cast = zext i7 %tmp_106 to i11

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="376" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:26  %tmp_107 = sub i11 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="377" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:27  %tmp_108 = add i11 %tmp_39_cast, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="378" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="11">
<![CDATA[
.preheader13:28  %tmp_115_cast = sext i11 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="379" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:29  %conv1_buff_0_addr = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:30  %conv1_buff_1_addr = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:31  %conv1_buff_2_addr = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:32  %conv1_buff_3_addr = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:33  %conv1_buff_4_addr = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr"/></StgValue>
</operation>

<operation id="384" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:34  %conv1_buff_5_addr = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr"/></StgValue>
</operation>

<operation id="385" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:35  %conv1_buff_0_load = load float* %conv1_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load"/></StgValue>
</operation>

<operation id="386" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:36  %conv1_buff_1_load = load float* %conv1_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load"/></StgValue>
</operation>

<operation id="387" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:37  %conv1_buff_2_load = load float* %conv1_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load"/></StgValue>
</operation>

<operation id="388" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:38  %conv1_buff_3_load = load float* %conv1_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load"/></StgValue>
</operation>

<operation id="389" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:39  %conv1_buff_4_load = load float* %conv1_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load"/></StgValue>
</operation>

<operation id="390" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:40  %conv1_buff_5_load = load float* %conv1_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="391" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:35  %conv1_buff_0_load = load float* %conv1_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load"/></StgValue>
</operation>

<operation id="392" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:36  %conv1_buff_1_load = load float* %conv1_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load"/></StgValue>
</operation>

<operation id="393" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:37  %conv1_buff_2_load = load float* %conv1_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load"/></StgValue>
</operation>

<operation id="394" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:38  %conv1_buff_3_load = load float* %conv1_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load"/></StgValue>
</operation>

<operation id="395" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:39  %conv1_buff_4_load = load float* %conv1_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load"/></StgValue>
</operation>

<operation id="396" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
.preheader13:40  %conv1_buff_5_load = load float* %conv1_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load"/></StgValue>
</operation>

<operation id="397" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
.preheader13:41  %tmp_70 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load, float %conv1_buff_1_load, float %conv1_buff_2_load, float %conv1_buff_3_load, float %conv1_buff_4_load, float %conv1_buff_5_load, i3 %chl_out3_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="398" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:42  %B_CONV1_5_load = load float* @B_CONV1_5, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_5_load"/></StgValue>
</operation>

<operation id="399" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:43  %B_CONV1_0_load = load float* @B_CONV1_0, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_0_load"/></StgValue>
</operation>

<operation id="400" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:44  %B_CONV1_1_load = load float* @B_CONV1_1, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_1_load"/></StgValue>
</operation>

<operation id="401" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:45  %B_CONV1_2_load = load float* @B_CONV1_2, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_2_load"/></StgValue>
</operation>

<operation id="402" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:46  %B_CONV1_3_load = load float* @B_CONV1_3, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_3_load"/></StgValue>
</operation>

<operation id="403" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:47  %B_CONV1_4_load = load float* @B_CONV1_4, align 4

]]></Node>
<StgValue><ssdm name="B_CONV1_4_load"/></StgValue>
</operation>

<operation id="404" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:48  %sel_tmp_i = icmp eq i3 %chl_out3_mid2, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="405" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:49  %sel_tmp1_i = select i1 %sel_tmp_i, float %B_CONV1_0_load, float %B_CONV1_5_load

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="406" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:50  %sel_tmp2_i = icmp eq i3 %chl_out3_mid2, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="407" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:51  %sel_tmp3_i = select i1 %sel_tmp2_i, float %B_CONV1_1_load, float %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:52  %sel_tmp4_i = icmp eq i3 %chl_out3_mid2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:53  %sel_tmp5_i = select i1 %sel_tmp4_i, float %B_CONV1_2_load, float %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:54  %sel_tmp6_i = icmp eq i3 %chl_out3_mid2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="411" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:55  %sel_tmp7_i = select i1 %sel_tmp6_i, float %B_CONV1_3_load, float %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="412" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:56  %sel_tmp8_i = icmp eq i3 %chl_out3_mid2, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:57  %UnifiedRetVal_i = select i1 %sel_tmp8_i, float %B_CONV1_4_load, float %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.preheader13:70  switch i3 %chl_out3_mid2, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="415" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:58  %tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="416" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:58  %tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="417" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:58  %tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="418" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:58  %tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="419" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:58  %tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="420" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:8  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:18  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:59  %tmp_41_to_int = bitcast float %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_to_int"/></StgValue>
</operation>

<operation id="425" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader13:60  %tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_41_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="426" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="23" op_0_bw="32">
<![CDATA[
.preheader13:61  %tmp_109 = trunc i32 %tmp_41_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="427" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader13:62  %notlhs = icmp ne i8 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="428" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader13:63  %notrhs = icmp eq i23 %tmp_109, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="429" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:64  %tmp_74 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="430" st_id="53" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:65  %tmp_75 = fcmp ogt float %tmp_41, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="431" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:66  %tmp_77 = and i1 %tmp_74, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="432" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13:67  %tmp_43 = select i1 %tmp_77, float %tmp_41, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:68  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="434" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader13:69  %indvar_flatten_next1_3 = add i13 1, %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="435" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch16:0  store float %tmp_43, float* %conv1_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch15:0  store float %tmp_43, float* %conv1_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch14:0  store float %tmp_43, float* %conv1_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch13:0  store float %tmp_43, float* %conv1_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch12:0  store float %tmp_43, float* %conv1_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out3_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out3_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch17:0  store float %tmp_43, float* %conv1_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out3_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out3_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out3_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="447" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="448" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader10:0  %exitcond_flatten20 = phi i1 [ %exitcond_flatten14, %.preheader ], [ false, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten20"/></StgValue>
</operation>

<operation id="449" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader10:1  %exitcond13 = phi i1 [ %exitcond, %.preheader ], [ false, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="450" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader10:2  %chl_out5 = phi i3 [ %chl_out_2, %.preheader ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="chl_out5"/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:3  %c8 = phi i5 [ %c5_mid2, %.preheader ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="c8"/></StgValue>
</operation>

<operation id="452" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader10:4  %indvar_flatten14 = phi i7 [ %indvar_flatten_next1_4, %.preheader ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="453" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:5  %r8 = phi i5 [ %r4_mid2, %.preheader ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="r8"/></StgValue>
</operation>

<operation id="454" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader10:6  %indvar_flatten15 = phi i11 [ %indvar_flatten_next1_5, %.preheader ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:7  %r_5 = add i5 %r8, 2

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:9  %c5_mid = select i1 %exitcond_flatten20, i5 0, i5 %c8

]]></Node>
<StgValue><ssdm name="c5_mid"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten20, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="458" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:11  %exitcond_mid = and i1 %exitcond13, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="459" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:12  %r4_mid2 = select i1 %exitcond_flatten20, i5 %r_5, i5 %r8

]]></Node>
<StgValue><ssdm name="r4_mid2"/></StgValue>
</operation>

<operation id="460" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:15  %tmp_110 = or i1 %exitcond_mid, %exitcond_flatten20

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="461" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader10:16  %chl_out6_mid2 = select i1 %tmp_110, i3 0, i3 %chl_out5

]]></Node>
<StgValue><ssdm name="chl_out6_mid2"/></StgValue>
</operation>

<operation id="462" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10:19  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="463" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:101  %tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r4_mid2, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="464" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="465" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %chl_out_2 = add i3 %chl_out6_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_out_2"/></StgValue>
</operation>

<operation id="466" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %indvar_flatten87_op = add i7 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten87_op"/></StgValue>
</operation>

<operation id="467" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:3  %indvar_flatten_next1_4 = select i1 %exitcond_flatten20, i7 1, i7 %indvar_flatten87_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_4"/></StgValue>
</operation>

<operation id="468" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %exitcond = icmp eq i3 %chl_out_2, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="469" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5  %exitcond_flatten14 = icmp eq i7 %indvar_flatten_next1_4, -44

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="470" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %exitcond_flatten15 = icmp eq i11 %indvar_flatten15, -873

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="471" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten15, label %burst.wr.header.preheader, label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="472" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:13  %c_5 = add i5 %c5_mid, 2

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="473" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:17  %c5_mid2 = select i1 %exitcond_mid, i5 %c_5, i5 %c5_mid

]]></Node>
<StgValue><ssdm name="c5_mid2"/></StgValue>
</operation>

<operation id="474" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="5">
<![CDATA[
.preheader10:21  %tmp_44_cast = zext i5 %c5_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="475" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:22  %tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r4_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="476" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="10">
<![CDATA[
.preheader10:23  %p_shl18_cast = zext i10 %tmp_111 to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="477" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader10:24  %tmp_112 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r4_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="478" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="7">
<![CDATA[
.preheader10:25  %p_shl19_cast = zext i7 %tmp_112 to i11

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="479" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:26  %tmp_113 = sub i11 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="480" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:27  %tmp_114 = add i11 %tmp_113, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="481" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="11">
<![CDATA[
.preheader10:28  %tmp_122_cast = sext i11 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="482" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:29  %conv1_buff_0_addr_2 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr_2"/></StgValue>
</operation>

<operation id="483" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:30  %conv1_buff_1_addr_2 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:31  %conv1_buff_2_addr_2 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:32  %conv1_buff_3_addr_2 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr_2"/></StgValue>
</operation>

<operation id="486" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:33  %conv1_buff_4_addr_2 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr_2"/></StgValue>
</operation>

<operation id="487" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:34  %conv1_buff_5_addr_2 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr_2"/></StgValue>
</operation>

<operation id="488" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:35  %conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_1"/></StgValue>
</operation>

<operation id="489" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:36  %conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_1"/></StgValue>
</operation>

<operation id="490" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:37  %conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_1"/></StgValue>
</operation>

<operation id="491" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:38  %conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_1"/></StgValue>
</operation>

<operation id="492" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:39  %conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_1"/></StgValue>
</operation>

<operation id="493" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:40  %conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_1"/></StgValue>
</operation>

<operation id="494" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:42  %tmp_46 = or i5 %c5_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="495" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="5">
<![CDATA[
.preheader10:43  %tmp_47_cast = zext i5 %tmp_46 to i11

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="496" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:44  %tmp_115 = add i11 %tmp_113, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="497" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="11">
<![CDATA[
.preheader10:45  %tmp_123_cast = sext i11 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="498" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:46  %conv1_buff_0_addr_3 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr_3"/></StgValue>
</operation>

<operation id="499" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:47  %conv1_buff_1_addr_3 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr_3"/></StgValue>
</operation>

<operation id="500" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:48  %conv1_buff_2_addr_3 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr_3"/></StgValue>
</operation>

<operation id="501" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:49  %conv1_buff_3_addr_3 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr_3"/></StgValue>
</operation>

<operation id="502" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:50  %conv1_buff_4_addr_3 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr_3"/></StgValue>
</operation>

<operation id="503" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:51  %conv1_buff_5_addr_3 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr_3"/></StgValue>
</operation>

<operation id="504" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:52  %conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_2"/></StgValue>
</operation>

<operation id="505" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:53  %conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_2"/></StgValue>
</operation>

<operation id="506" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:54  %conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_2"/></StgValue>
</operation>

<operation id="507" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:55  %conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_2"/></StgValue>
</operation>

<operation id="508" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:56  %conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_2"/></StgValue>
</operation>

<operation id="509" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:57  %conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_2"/></StgValue>
</operation>

<operation id="510" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:99  %tmp_121 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c5_mid2, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="511" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="4">
<![CDATA[
.preheader10:100  %tmp_54_cast = zext i4 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="512" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:102  %tmp_122 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_84, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="513" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
.preheader10:103  %p_shl22_cast = zext i8 %tmp_122 to i9

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="514" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader10:104  %tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_84, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="515" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="5">
<![CDATA[
.preheader10:105  %p_shl23_cast = zext i5 %tmp_123 to i9

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="516" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:106  %tmp_124 = sub i9 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="517" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:107  %tmp_125 = add i9 %tmp_124, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="518" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:116  %indvar_flatten_next1_5 = add i11 %indvar_flatten15, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="519" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:35  %conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_1"/></StgValue>
</operation>

<operation id="520" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:36  %conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_1"/></StgValue>
</operation>

<operation id="521" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:37  %conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_1"/></StgValue>
</operation>

<operation id="522" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:38  %conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_1"/></StgValue>
</operation>

<operation id="523" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:39  %conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_1"/></StgValue>
</operation>

<operation id="524" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:40  %conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_1"/></StgValue>
</operation>

<operation id="525" st_id="58" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
.preheader10:41  %tmp_79 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_1, float %conv1_buff_1_load_1, float %conv1_buff_2_load_1, float %conv1_buff_3_load_1, float %conv1_buff_4_load_1, float %conv1_buff_5_load_1, i3 %chl_out6_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="526" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:52  %conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_2"/></StgValue>
</operation>

<operation id="527" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:53  %conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_2"/></StgValue>
</operation>

<operation id="528" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:54  %conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_2"/></StgValue>
</operation>

<operation id="529" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:55  %conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_2"/></StgValue>
</operation>

<operation id="530" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:56  %conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_2"/></StgValue>
</operation>

<operation id="531" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:57  %conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_2"/></StgValue>
</operation>

<operation id="532" st_id="58" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
.preheader10:58  %tmp_80 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_2, float %conv1_buff_1_load_2, float %conv1_buff_2_load_2, float %conv1_buff_3_load_2, float %conv1_buff_4_load_2, float %conv1_buff_5_load_2, i3 %chl_out6_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="533" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:59  %tmp_48 = fadd float %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="534" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:59  %tmp_48 = fadd float %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="535" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:59  %tmp_48 = fadd float %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="536" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:59  %tmp_48 = fadd float %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="537" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:60  %tmp_49 = or i5 %r4_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:61  %tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_49, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="539" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="10">
<![CDATA[
.preheader10:62  %p_shl20_cast = zext i10 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader10:63  %tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_49, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="541" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="7">
<![CDATA[
.preheader10:64  %p_shl21_cast = zext i7 %tmp_117 to i11

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:65  %tmp_118 = sub i11 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:66  %tmp_119 = add i11 %tmp_118, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="11">
<![CDATA[
.preheader10:67  %tmp_127_cast = sext i11 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:68  %conv1_buff_0_addr_4 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:69  %tmp_120 = add i11 %tmp_118, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="547" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:72  %conv1_buff_1_addr_4 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr_4"/></StgValue>
</operation>

<operation id="548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:74  %conv1_buff_2_addr_4 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr_4"/></StgValue>
</operation>

<operation id="549" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:76  %conv1_buff_3_addr_4 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr_4"/></StgValue>
</operation>

<operation id="550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:78  %conv1_buff_4_addr_4 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr_4"/></StgValue>
</operation>

<operation id="551" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:80  %conv1_buff_5_addr_4 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr_4"/></StgValue>
</operation>

<operation id="552" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:82  %conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_3"/></StgValue>
</operation>

<operation id="553" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:83  %conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_3"/></StgValue>
</operation>

<operation id="554" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:84  %conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_3"/></StgValue>
</operation>

<operation id="555" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:85  %conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_3"/></StgValue>
</operation>

<operation id="556" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:86  %conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_3"/></StgValue>
</operation>

<operation id="557" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:87  %conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="558" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:59  %tmp_48 = fadd float %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="559" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:82  %conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_3"/></StgValue>
</operation>

<operation id="560" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:83  %conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_3"/></StgValue>
</operation>

<operation id="561" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:84  %conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_3"/></StgValue>
</operation>

<operation id="562" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:85  %conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_3"/></StgValue>
</operation>

<operation id="563" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:86  %conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_3"/></StgValue>
</operation>

<operation id="564" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:87  %conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_3"/></StgValue>
</operation>

<operation id="565" st_id="63" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
.preheader10:88  %tmp_81 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_3, float %conv1_buff_1_load_3, float %conv1_buff_2_load_3, float %conv1_buff_3_load_3, float %conv1_buff_4_load_3, float %conv1_buff_5_load_3, i3 %chl_out6_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="566" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:89  %tmp_51 = fadd float %tmp_48, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="567" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:89  %tmp_51 = fadd float %tmp_48, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="568" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="11">
<![CDATA[
.preheader10:70  %tmp_128_cast = sext i11 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:71  %conv1_buff_0_addr_5 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_0_addr_5"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:73  %conv1_buff_1_addr_5 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_1_addr_5"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:75  %conv1_buff_2_addr_5 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_2_addr_5"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:77  %conv1_buff_3_addr_5 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_3_addr_5"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:79  %conv1_buff_4_addr_5 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_4_addr_5"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:81  %conv1_buff_5_addr_5 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_buff_5_addr_5"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:89  %tmp_51 = fadd float %tmp_48, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:90  %conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_4"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:91  %conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_4"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:92  %conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_4"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:93  %conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_4"/></StgValue>
</operation>

<operation id="580" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:94  %conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_4"/></StgValue>
</operation>

<operation id="581" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:95  %conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="582" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:89  %tmp_51 = fadd float %tmp_48, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:90  %conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_0_load_4"/></StgValue>
</operation>

<operation id="584" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:91  %conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_1_load_4"/></StgValue>
</operation>

<operation id="585" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:92  %conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_2_load_4"/></StgValue>
</operation>

<operation id="586" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:93  %conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_3_load_4"/></StgValue>
</operation>

<operation id="587" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:94  %conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_4_load_4"/></StgValue>
</operation>

<operation id="588" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:95  %conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_buff_5_load_4"/></StgValue>
</operation>

<operation id="589" st_id="67" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
.preheader10:96  %tmp_82 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_4, float %conv1_buff_1_load_4, float %conv1_buff_2_load_4, float %conv1_buff_3_load_4, float %conv1_buff_4_load_4, float %conv1_buff_5_load_4, i3 %chl_out6_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="590" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.preheader10:117  switch i3 %chl_out6_mid2, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="591" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:89  %tmp_51 = fadd float %tmp_48, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="592" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %tmp_52 = fadd float %tmp_51, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="593" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %tmp_52 = fadd float %tmp_51, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="594" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %tmp_52 = fadd float %tmp_51, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="595" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %tmp_52 = fadd float %tmp_51, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="596" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %tmp_52 = fadd float %tmp_51, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="597" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:98  %tmp_53 = fmul float %tmp_52, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="598" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:98  %tmp_53 = fmul float %tmp_52, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="599" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:98  %tmp_53 = fmul float %tmp_52, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="600" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:98  %tmp_53 = fmul float %tmp_52, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="601" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:8  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:18  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="9">
<![CDATA[
.preheader10:108  %tmp_132_cast = sext i9 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="606" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:109  %conv_out1_0_addr = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_0_addr"/></StgValue>
</operation>

<operation id="607" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:110  %conv_out1_1_addr = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_1_addr"/></StgValue>
</operation>

<operation id="608" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:111  %conv_out1_2_addr = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_2_addr"/></StgValue>
</operation>

<operation id="609" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:112  %conv_out1_3_addr = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_3_addr"/></StgValue>
</operation>

<operation id="610" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:113  %conv_out1_4_addr = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_4_addr"/></StgValue>
</operation>

<operation id="611" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:114  %conv_out1_5_addr = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="conv_out1_5_addr"/></StgValue>
</operation>

<operation id="612" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:115  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="613" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch28:0  store float %tmp_53, float* %conv_out1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch27:0  store float %tmp_53, float* %conv_out1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch26:0  store float %tmp_53, float* %conv_out1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch25:0  store float %tmp_53, float* %conv_out1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch24:0  store float %tmp_53, float* %conv_out1_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out6_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out6_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch29:0  store float %tmp_53, float* %conv_out1_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out6_mid2" val="7"/>
</and_exp><and_exp><literal name="chl_out6_mid2" val="6"/>
</and_exp><and_exp><literal name="chl_out6_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="625" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %FM_DDR_BUFF2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_req"/></StgValue>
</operation>

<operation id="626" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="627" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar4 = phi i11 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="628" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
burst.wr.header:1  %phi_mul3 = phi i22 [ %next_mul3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="629" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.wr.header:2  %phi_urem3 = phi i11 [ %idx_urem3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem3"/></StgValue>
</operation>

<operation id="630" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:3  %exitcond10 = icmp eq i11 %indvar4, -872

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="631" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:4  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="632" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:5  %indvar_next6 = add i11 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvar_next6"/></StgValue>
</operation>

<operation id="633" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:6  br i1 %exitcond10, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.body:0  %next_urem3 = add i11 1, %phi_urem3

]]></Node>
<StgValue><ssdm name="next_urem3"/></StgValue>
</operation>

<operation id="635" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.body:1  %tmp_126 = icmp ult i11 %next_urem3, 196

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="636" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
burst.wr.body:2  %idx_urem3 = select i1 %tmp_126, i11 %next_urem3, i11 0

]]></Node>
<StgValue><ssdm name="idx_urem3"/></StgValue>
</operation>

<operation id="637" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.wr.body:6  %next_mul3 = add i22 2675, %phi_mul3

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="638" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="11">
<![CDATA[
burst.wr.body:7  %tmp_127 = trunc i11 %phi_urem3 to i8

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="639" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="8">
<![CDATA[
burst.wr.body:8  %tmp_128 = zext i8 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="640" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:9  %conv_out1_0_addr_2 = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_0_addr_2"/></StgValue>
</operation>

<operation id="641" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:10  %conv_out1_1_addr_2 = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_1_addr_2"/></StgValue>
</operation>

<operation id="642" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:11  %conv_out1_2_addr_2 = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_2_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:12  %conv_out1_3_addr_2 = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_3_addr_2"/></StgValue>
</operation>

<operation id="644" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:13  %conv_out1_4_addr_2 = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_4_addr_2"/></StgValue>
</operation>

<operation id="645" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:14  %conv_out1_5_addr_2 = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out1_5_addr_2"/></StgValue>
</operation>

<operation id="646" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body:15  %div54_t = call i3 @_ssdm_op_PartSelect.i3.i22.i32.i32(i22 %phi_mul3, i32 19, i32 21)

]]></Node>
<StgValue><ssdm name="div54_t"/></StgValue>
</operation>

<operation id="647" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:16  %conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_0_load"/></StgValue>
</operation>

<operation id="648" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:17  %conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_1_load"/></StgValue>
</operation>

<operation id="649" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:18  %conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_2_load"/></StgValue>
</operation>

<operation id="650" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:19  %conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_3_load"/></StgValue>
</operation>

<operation id="651" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:20  %conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_4_load"/></StgValue>
</operation>

<operation id="652" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:21  %conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_5_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="653" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:16  %conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_0_load"/></StgValue>
</operation>

<operation id="654" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:17  %conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_1_load"/></StgValue>
</operation>

<operation id="655" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:18  %conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_2_load"/></StgValue>
</operation>

<operation id="656" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:19  %conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_3_load"/></StgValue>
</operation>

<operation id="657" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:20  %conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_4_load"/></StgValue>
</operation>

<operation id="658" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:21  %conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_5_load"/></StgValue>
</operation>

<operation id="659" st_id="81" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
burst.wr.body:22  %tmp_76 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out1_0_load, float %conv_out1_1_load, float %conv_out1_2_load, float %conv_out1_3_load, float %conv_out1_4_load, float %conv_out1_5_load, i3 %div54_t) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="660" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:3  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="661" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:5  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:23  call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF2, float %tmp_76, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:24  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="665" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:25  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="666" st_id="83" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_resp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="667" st_id="84" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_resp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="668" st_id="85" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_resp"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="669" st_id="86" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="670" st_id="87" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_wr_resp"/></StgValue>
</operation>

<operation id="671" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
