#-----------------------------------------------------------
# Vivado v2020.1_AR75334_AR75389 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 30 16:23:22 2021
# Process ID: 10212
# Current directory: E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top.vdi
# Journal file: E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xczu5ev-sfvc784-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0.dcp' for cell 'rx_reset_m0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock.dcp' for cell 'sys_clock_m0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt_vio_0/gt_vio_0.dcp' for cell 'gt_exdes_m0/gt_vio_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt/gt.dcp' for cell 'gt_exdes_m0/example_wrapper_inst/gt_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1495.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1_AR75334_AR75389
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: gt_exdes_m0/gt_vio_0_inst UUID: 58295a60-aa55-5a7f-a1ba-66f1938a9e85 
INFO: [Chipscope 16-324] Core: u0 UUID: 98a67815-6196-52d0-9a7c-7fa302706054 
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0_board.xdc] for cell 'rx_reset_m0/U0'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0_board.xdc] for cell 'rx_reset_m0/U0'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0_board.xdc] for cell 'tx_reset_m0/U0'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0_board.xdc] for cell 'tx_reset_m0/U0'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0.xdc] for cell 'rx_reset_m0/U0'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0.xdc] for cell 'rx_reset_m0/U0'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0.xdc] for cell 'tx_reset_m0/U0'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/reset_0/reset_0.xdc] for cell 'tx_reset_m0/U0'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt_vio_0/gt_vio_0.xdc] for cell 'gt_exdes_m0/gt_vio_0_inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt_vio_0/gt_vio_0.xdc] for cell 'gt_exdes_m0/gt_vio_0_inst'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock_board.xdc] for cell 'sys_clock_m0/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock_board.xdc] for cell 'sys_clock_m0/inst'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock.xdc] for cell 'sys_clock_m0/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock.xdc] for cell 'sys_clock_m0/inst'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt/synth/gt.xdc] for cell 'gt_exdes_m0/example_wrapper_inst/gt_inst/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/gt/synth/gt.xdc] for cell 'gt_exdes_m0/example_wrapper_inst/gt_inst/inst'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u0/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u0/inst'
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u0/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u0/inst'
Parsing XDC File [E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/imports/gt_example_top.xdc]
Finished Parsing XDC File [E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/imports/gt_example_top.xdc]
Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock_late.xdc] for cell 'sys_clock_m0/inst'
Finished Parsing XDC File [e:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.srcs/sources_1/ip/sys_clock/sys_clock_late.xdc] for cell 'sys_clock_m0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1529.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 176 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1529.906 ; gain = 457.395
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1564.789 ; gain = 34.883

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 19346eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.383 ; gain = 290.594

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2115.520 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f09a6567

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 2115.520 ; gain = 34.172

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 87 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 188f54a8e

Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 190824f21

Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18713628e

Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Sweep, 1529 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 18713628e

Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 18713628e

Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18713628e

Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 2115.520 ; gain = 34.172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              39  |                                             91  |
|  Constant propagation         |               0  |              23  |                                             68  |
|  Sweep                        |               0  |              70  |                                           1529  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             78  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2115.520 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aae21462

Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 2115.520 ; gain = 34.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 31 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 31 newly gated: 0 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 20d90b6f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 3910.793 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20d90b6f0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3910.793 ; gain = 1795.273

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20d90b6f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.793 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3910.793 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b88fc296

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:02:16 . Memory (MB): peak = 3910.793 ; gain = 2380.887
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13445e731

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3910.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18e10b167

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c63fdaba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c63fdaba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c63fdaba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1baeb9c45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d7b22461

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d7b22461

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1c5f4171a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1c5f4171a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1c5f4171a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1c5f4171a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 136 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 57 nets or cells. Created 0 new cell, deleted 57 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3910.793 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             57  |                    57  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             57  |                    57  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 8ee186cb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 8f7cfab2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 2 Global Placement | Checksum: 8f7cfab2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131a386dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: faffbd9b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190124de8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: de0f8a8a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1923134bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: c36f7c01

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 3.4 Small Shape DP | Checksum: 1a5cb1454

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14be85949

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: b48b600f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b48b600f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 121a33a8f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.596 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1561125fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15bbd8a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 121a33a8f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.596. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1148f111e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1148f111e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1148f111e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c8dcd56b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 211be0c0a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 211be0c0a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3910.793 ; gain = 0.000
Ending Placer Task | Checksum: 1d4a2a9eb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.473 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3910.793 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4fdbeffa ConstDB: 0 ShapeSum: d078f5a4 RouteDB: b44dc44d

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 1a3d49dbf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3910.793 ; gain = 0.000
Post Restoration Checksum: NetGraph: 52802fb6 NumContArr: c20144fc Constraints: 2aa04da6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f21c258

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13f21c258

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13f21c258

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d915fc26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 186dc67b9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.657  | TNS=0.000  | WHS=-0.176 | THS=-5.763 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1b7425dd1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.657  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: fa29cc38

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 11c55e255

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3910.793 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00258376 %
  Global Horizontal Routing Utilization  = 0.000991164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6820
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6174
  Number of Partially Routed Nets     = 646
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 203a0f8c5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1039
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.522  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 26c022282

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 236fa1384

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 236fa1384

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1637936ec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1637936ec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1637936ec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14d3eb3f3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.522  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18c7a14d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3910.793 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 18c7a14d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.608327 %
  Global Horizontal Routing Utilization  = 0.725816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14d85bc38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d85bc38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE4_COMMON_X0Y1/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 14d85bc38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3910.793 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.522  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d85bc38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3910.793 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.665 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/XilinxPrj/serdes/AXU5EV_P/gt_12p5g_test/gt_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, gt_exdes_m0/gt_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 39053312 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3910.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 30 16:28:06 2021...
