// Seed: 593278332
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  tri  id_3
);
  wire id_5, id_6;
  wire id_7;
  wire id_8, id_9;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    output wor id_3,
    output tri1 id_4,
    id_18,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    output uwire id_10,
    input tri1 id_11,
    output wor id_12,
    output supply0 id_13,
    input wand id_14,
    id_19,
    output logic id_15,
    output wor id_16
);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_12,
      id_5
  );
  assign id_15 = -1;
  initial
    if ({id_5{1'b0}} * id_5)
      if (id_7) id_15 <= id_7 * id_0;
      else return 1;
    else;
endmodule
