`timescale 1ns / 1ps

module top
(
    input CLK
);
    
    
    
    
    
    
endmodule

