// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   TA@TA-PC
//  Generated date: Fri Mar 29 21:24:54 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core_wait_ctrl
// ------------------------------------------------------------------


module matrix_mult_core_wait_ctrl (
  clk, rst, core_wen, input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct, input_matrix1_rsc_REGISTER_FILE_re_core_sct,
      input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct, input_matrix2_rsc_REGISTER_FILE_re_core_sct,
      mgc_start_sync_mgc_bsync_vld_vd, mgc_done_sync_mgc_bsync_rdy_rd_core_sct, input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct,
      input_matrix1_rsc_REGISTER_FILE_oswt_1, input_matrix1_rsc_REGISTER_FILE_iswt0_1,
      input_matrix1_rsc_REGISTER_FILE_bcwt_1, input_matrix1_rsc_REGISTER_FILE_re_core_psct,
      input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct, input_matrix2_rsc_REGISTER_FILE_oswt_1,
      input_matrix2_rsc_REGISTER_FILE_iswt0_1, input_matrix2_rsc_REGISTER_FILE_bcwt_1,
      input_matrix2_rsc_REGISTER_FILE_re_core_psct, mgc_start_sync_mgc_bsync_vld_oswt,
      mgc_start_sync_mgc_bsync_vld_iswt0, mgc_done_sync_mgc_bsync_rdy_rd_core_psct,
      mgc_done_sync_mgc_bsync_rdy_oswt, mgc_done_sync_mgc_bsync_rdy_iswt0, input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff,
      input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff
);
  input clk;
  input rst;
  output core_wen;
  output input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct;
  output input_matrix1_rsc_REGISTER_FILE_re_core_sct;
  output input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct;
  output input_matrix2_rsc_REGISTER_FILE_re_core_sct;
  input mgc_start_sync_mgc_bsync_vld_vd;
  output mgc_done_sync_mgc_bsync_rdy_rd_core_sct;
  input input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct;
  input input_matrix1_rsc_REGISTER_FILE_oswt_1;
  input input_matrix1_rsc_REGISTER_FILE_iswt0_1;
  output input_matrix1_rsc_REGISTER_FILE_bcwt_1;
  reg input_matrix1_rsc_REGISTER_FILE_bcwt_1;
  input input_matrix1_rsc_REGISTER_FILE_re_core_psct;
  input input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct;
  input input_matrix2_rsc_REGISTER_FILE_oswt_1;
  input input_matrix2_rsc_REGISTER_FILE_iswt0_1;
  output input_matrix2_rsc_REGISTER_FILE_bcwt_1;
  reg input_matrix2_rsc_REGISTER_FILE_bcwt_1;
  input input_matrix2_rsc_REGISTER_FILE_re_core_psct;
  input mgc_start_sync_mgc_bsync_vld_oswt;
  input mgc_start_sync_mgc_bsync_vld_iswt0;
  input mgc_done_sync_mgc_bsync_rdy_rd_core_psct;
  input mgc_done_sync_mgc_bsync_rdy_oswt;
  input mgc_done_sync_mgc_bsync_rdy_iswt0;
  input input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff;
  input input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff;


  // Interconnect Declarations
  wire input_matrix1_rsc_REGISTER_FILE_tiswt0_1;
  wire input_matrix1_rsc_REGISTER_FILE_biwt_1;
  reg input_matrix1_rsc_REGISTER_FILE_icwt_1;
  reg core_wten;
  wire input_matrix2_rsc_REGISTER_FILE_tiswt0_1;
  wire input_matrix2_rsc_REGISTER_FILE_biwt_1;
  reg input_matrix2_rsc_REGISTER_FILE_icwt_1;
  wire mgc_start_sync_mgc_bsync_vld_pdswt0;
  wire mgc_start_sync_mgc_bsync_vld_biwt;
  reg mgc_start_sync_mgc_bsync_vld_icwt;
  reg mgc_start_sync_mgc_bsync_vld_bcwt;
  wire mgc_done_sync_mgc_bsync_rdy_ogwt;
  wire mgc_done_sync_mgc_bsync_rdy_pdswt0;
  reg mgc_done_sync_mgc_bsync_rdy_icwt;
  reg mgc_done_sync_mgc_bsync_rdy_bcwt;
  wire input_matrix1_rsc_REGISTER_FILE_tiswt0_1_pff;
  wire input_matrix2_rsc_REGISTER_FILE_tiswt0_1_pff;

  assign input_matrix1_rsc_REGISTER_FILE_tiswt0_1 = (~ core_wten) & input_matrix1_rsc_REGISTER_FILE_iswt0_1;
  assign input_matrix1_rsc_REGISTER_FILE_biwt_1 = input_matrix1_rsc_REGISTER_FILE_tiswt0_1
      | input_matrix1_rsc_REGISTER_FILE_icwt_1;
  assign input_matrix2_rsc_REGISTER_FILE_tiswt0_1 = (~ core_wten) & input_matrix2_rsc_REGISTER_FILE_iswt0_1;
  assign input_matrix2_rsc_REGISTER_FILE_biwt_1 = input_matrix2_rsc_REGISTER_FILE_tiswt0_1
      | input_matrix2_rsc_REGISTER_FILE_icwt_1;
  assign mgc_start_sync_mgc_bsync_vld_pdswt0 = (~ core_wten) & mgc_start_sync_mgc_bsync_vld_iswt0;
  assign mgc_start_sync_mgc_bsync_vld_biwt = (mgc_start_sync_mgc_bsync_vld_pdswt0
      | mgc_start_sync_mgc_bsync_vld_icwt) & mgc_start_sync_mgc_bsync_vld_vd;
  assign mgc_done_sync_mgc_bsync_rdy_pdswt0 = (~ core_wten) & mgc_done_sync_mgc_bsync_rdy_iswt0;
  assign mgc_done_sync_mgc_bsync_rdy_ogwt = mgc_done_sync_mgc_bsync_rdy_pdswt0 |
      mgc_done_sync_mgc_bsync_rdy_icwt;
  assign mgc_done_sync_mgc_bsync_rdy_rd_core_sct = mgc_done_sync_mgc_bsync_rdy_rd_core_psct
      & mgc_done_sync_mgc_bsync_rdy_ogwt;
  assign core_wen = ((~ input_matrix1_rsc_REGISTER_FILE_oswt_1) | input_matrix1_rsc_REGISTER_FILE_biwt_1
      | input_matrix1_rsc_REGISTER_FILE_bcwt_1) & ((~ input_matrix2_rsc_REGISTER_FILE_oswt_1)
      | input_matrix2_rsc_REGISTER_FILE_biwt_1 | input_matrix2_rsc_REGISTER_FILE_bcwt_1)
      & ((~ mgc_start_sync_mgc_bsync_vld_oswt) | mgc_start_sync_mgc_bsync_vld_biwt
      | mgc_start_sync_mgc_bsync_vld_bcwt) & ((~ mgc_done_sync_mgc_bsync_rdy_oswt)
      | mgc_done_sync_mgc_bsync_rdy_ogwt | mgc_done_sync_mgc_bsync_rdy_bcwt);
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct = input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct
      & input_matrix1_rsc_REGISTER_FILE_tiswt0_1_pff;
  assign input_matrix1_rsc_REGISTER_FILE_tiswt0_1_pff = core_wen & input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff;
  assign input_matrix1_rsc_REGISTER_FILE_re_core_sct = input_matrix1_rsc_REGISTER_FILE_re_core_psct
      & input_matrix1_rsc_REGISTER_FILE_tiswt0_1_pff;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct = input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct
      & input_matrix2_rsc_REGISTER_FILE_tiswt0_1_pff;
  assign input_matrix2_rsc_REGISTER_FILE_tiswt0_1_pff = core_wen & input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff;
  assign input_matrix2_rsc_REGISTER_FILE_re_core_sct = input_matrix2_rsc_REGISTER_FILE_re_core_psct
      & input_matrix2_rsc_REGISTER_FILE_tiswt0_1_pff;
  always @(posedge clk) begin
    if ( rst ) begin
      input_matrix1_rsc_REGISTER_FILE_icwt_1 <= 1'b0;
      input_matrix1_rsc_REGISTER_FILE_bcwt_1 <= 1'b0;
      input_matrix2_rsc_REGISTER_FILE_icwt_1 <= 1'b0;
      input_matrix2_rsc_REGISTER_FILE_bcwt_1 <= 1'b0;
      mgc_start_sync_mgc_bsync_vld_icwt <= 1'b0;
      mgc_start_sync_mgc_bsync_vld_bcwt <= 1'b0;
      mgc_done_sync_mgc_bsync_rdy_icwt <= 1'b0;
      mgc_done_sync_mgc_bsync_rdy_bcwt <= 1'b0;
      core_wten <= 1'b0;
    end
    else begin
      input_matrix1_rsc_REGISTER_FILE_icwt_1 <= input_matrix1_rsc_REGISTER_FILE_icwt_1
          ^ input_matrix1_rsc_REGISTER_FILE_tiswt0_1 ^ input_matrix1_rsc_REGISTER_FILE_biwt_1;
      input_matrix1_rsc_REGISTER_FILE_bcwt_1 <= input_matrix1_rsc_REGISTER_FILE_bcwt_1
          ^ input_matrix1_rsc_REGISTER_FILE_biwt_1 ^ (input_matrix1_rsc_REGISTER_FILE_oswt_1
          & core_wen);
      input_matrix2_rsc_REGISTER_FILE_icwt_1 <= input_matrix2_rsc_REGISTER_FILE_icwt_1
          ^ input_matrix2_rsc_REGISTER_FILE_tiswt0_1 ^ input_matrix2_rsc_REGISTER_FILE_biwt_1;
      input_matrix2_rsc_REGISTER_FILE_bcwt_1 <= input_matrix2_rsc_REGISTER_FILE_bcwt_1
          ^ input_matrix2_rsc_REGISTER_FILE_biwt_1 ^ (input_matrix2_rsc_REGISTER_FILE_oswt_1
          & core_wen);
      mgc_start_sync_mgc_bsync_vld_icwt <= mgc_start_sync_mgc_bsync_vld_icwt ^ mgc_start_sync_mgc_bsync_vld_pdswt0
          ^ mgc_start_sync_mgc_bsync_vld_biwt;
      mgc_start_sync_mgc_bsync_vld_bcwt <= mgc_start_sync_mgc_bsync_vld_bcwt ^ mgc_start_sync_mgc_bsync_vld_biwt
          ^ (mgc_start_sync_mgc_bsync_vld_oswt & core_wen);
      mgc_done_sync_mgc_bsync_rdy_icwt <= mgc_done_sync_mgc_bsync_rdy_icwt ^ mgc_done_sync_mgc_bsync_rdy_pdswt0
          ^ mgc_done_sync_mgc_bsync_rdy_ogwt;
      mgc_done_sync_mgc_bsync_rdy_bcwt <= mgc_done_sync_mgc_bsync_rdy_bcwt ^ mgc_done_sync_mgc_bsync_rdy_ogwt
          ^ (mgc_done_sync_mgc_bsync_rdy_oswt & core_wen);
      core_wten <= ~ core_wen;
    end
  end
endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core
// ------------------------------------------------------------------


module matrix_mult_core (
  clk, rst, input_matrix1_rsc_REGISTER_FILE_data_out, input_matrix2_rsc_REGISTER_FILE_data_out,
      input_matrix1_rsc_REGISTER_FILE_addr_rd_core, input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct,
      input_matrix1_rsc_REGISTER_FILE_re_core_sct, input_matrix2_rsc_REGISTER_FILE_addr_rd_core,
      input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct, input_matrix2_rsc_REGISTER_FILE_re_core_sct,
      output_rsc_mgc_out_stdreg_d, addr_rsc_mgc_out_stdreg_d, mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct
);
  input clk;
  input rst;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_core;
  output input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct;
  output input_matrix1_rsc_REGISTER_FILE_re_core_sct;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_core;
  output input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct;
  output input_matrix2_rsc_REGISTER_FILE_re_core_sct;
  output [35:0] output_rsc_mgc_out_stdreg_d;
  reg [35:0] output_rsc_mgc_out_stdreg_d;
  output [7:0] addr_rsc_mgc_out_stdreg_d;
  reg [7:0] addr_rsc_mgc_out_stdreg_d;
  input mgc_start_sync_mgc_bsync_vld_vd;
  output mgc_done_sync_mgc_bsync_rdy_rd_core_sct;


  // Interconnect Declarations
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct;
  reg input_matrix1_rsc_REGISTER_FILE_oswt_1;
  reg input_matrix1_rsc_REGISTER_FILE_iswt0_1;
  wire input_matrix1_rsc_REGISTER_FILE_bcwt_1;
  reg input_matrix1_rsc_REGISTER_FILE_re_core_psct;
  wire [15:0] input_matrix1_rsc_REGISTER_FILE_data_out_mxwt;
  reg [15:0] input_matrix1_rsc_REGISTER_FILE_data_out_bfwt;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct;
  reg input_matrix2_rsc_REGISTER_FILE_oswt_1;
  reg input_matrix2_rsc_REGISTER_FILE_iswt0_1;
  wire input_matrix2_rsc_REGISTER_FILE_bcwt_1;
  reg input_matrix2_rsc_REGISTER_FILE_re_core_psct;
  wire [15:0] input_matrix2_rsc_REGISTER_FILE_data_out_mxwt;
  reg [15:0] input_matrix2_rsc_REGISTER_FILE_data_out_bfwt;
  reg mgc_start_sync_mgc_bsync_vld_oswt;
  reg mgc_start_sync_mgc_bsync_vld_iswt0;
  reg mgc_done_sync_mgc_bsync_rdy_rd_core_psct;
  reg mgc_done_sync_mgc_bsync_rdy_oswt;
  reg mgc_done_sync_mgc_bsync_rdy_iswt0;
  wire core_wen;
  wire input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct_reg;
  reg input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff;
  wire input_matrix1_rsc_REGISTER_FILE_re_core_sct_reg;
  wire input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct_reg;
  reg input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff;
  wire input_matrix2_rsc_REGISTER_FILE_re_core_sct_reg;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1;
  reg [1:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1;
  reg [5:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1;
  reg [1:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1;

  matrix_mult_core_wait_ctrl matrix_mult_core_wait_ctrl_inst (
      .clk(clk),
      .rst(rst),
      .core_wen(core_wen),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct(input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct_reg),
      .input_matrix1_rsc_REGISTER_FILE_re_core_sct(input_matrix1_rsc_REGISTER_FILE_re_core_sct_reg),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct(input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct_reg),
      .input_matrix2_rsc_REGISTER_FILE_re_core_sct(input_matrix2_rsc_REGISTER_FILE_re_core_sct_reg),
      .mgc_start_sync_mgc_bsync_vld_vd(mgc_start_sync_mgc_bsync_vld_vd),
      .mgc_done_sync_mgc_bsync_rdy_rd_core_sct(mgc_done_sync_mgc_bsync_rdy_rd_core_sct),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct(input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct),
      .input_matrix1_rsc_REGISTER_FILE_oswt_1(input_matrix1_rsc_REGISTER_FILE_oswt_1),
      .input_matrix1_rsc_REGISTER_FILE_iswt0_1(input_matrix1_rsc_REGISTER_FILE_iswt0_1),
      .input_matrix1_rsc_REGISTER_FILE_bcwt_1(input_matrix1_rsc_REGISTER_FILE_bcwt_1),
      .input_matrix1_rsc_REGISTER_FILE_re_core_psct(input_matrix1_rsc_REGISTER_FILE_re_core_psct),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct(input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct),
      .input_matrix2_rsc_REGISTER_FILE_oswt_1(input_matrix2_rsc_REGISTER_FILE_oswt_1),
      .input_matrix2_rsc_REGISTER_FILE_iswt0_1(input_matrix2_rsc_REGISTER_FILE_iswt0_1),
      .input_matrix2_rsc_REGISTER_FILE_bcwt_1(input_matrix2_rsc_REGISTER_FILE_bcwt_1),
      .input_matrix2_rsc_REGISTER_FILE_re_core_psct(input_matrix2_rsc_REGISTER_FILE_re_core_psct),
      .mgc_start_sync_mgc_bsync_vld_oswt(mgc_start_sync_mgc_bsync_vld_oswt),
      .mgc_start_sync_mgc_bsync_vld_iswt0(mgc_start_sync_mgc_bsync_vld_iswt0),
      .mgc_done_sync_mgc_bsync_rdy_rd_core_psct(mgc_done_sync_mgc_bsync_rdy_rd_core_psct),
      .mgc_done_sync_mgc_bsync_rdy_oswt(mgc_done_sync_mgc_bsync_rdy_oswt),
      .mgc_done_sync_mgc_bsync_rdy_iswt0(mgc_done_sync_mgc_bsync_rdy_iswt0),
      .input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff(input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff),
      .input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff(input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff)
    );
  always begin : core
    // Interconnect Declarations
    reg [3:0] loop1_i_1_sva;
    reg [3:0] loop2_j_1_sva;
    reg [31:0] loop2_partial_out_sva;
    reg [3:0] loop3_k_1_sva;
    reg [31:0] loop2_partial_out_sva_1;
    reg [3:0] loop3_k_1_sva_1;
    reg [3:0] loop2_j_1_sva_1;
    reg [3:0] loop1_i_1_sva_1;
    reg loop3_slc_itm;
    reg loop2_slc_itm;
    reg [4:0] loop3_acc_11_sdt;
    reg [4:0] loop2_acc_4_sdt;

    begin : mainExit
      forever begin : main
        // C-Step 0 of Loop 'main'
        loop1_i_1_sva = 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        begin : waitLoop0Exit
          forever begin : waitLoop0
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( core_wen )
              disable waitLoop0Exit;
          end
        end
        // C-Step 1 of Loop 'main'
        input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b1;
        mgc_start_sync_mgc_bsync_vld_oswt <= 1'b1;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        begin : waitLoop1Exit
          forever begin : waitLoop1
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( core_wen )
              disable waitLoop1Exit;
          end
        end
        // C-Step 2 of Loop 'main'
        input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
        begin : loop1Exit
          forever begin : loop1
            // C-Step 0 of Loop 'loop1'
            loop2_j_1_sva = 4'b0;
            begin : loop2Exit
              forever begin : loop2
                // C-Step 0 of Loop 'loop2'
                loop2_partial_out_sva = 32'b0;
                loop3_k_1_sva = 4'b0;
                begin : loop3Exit
                  forever begin : loop3
                    // C-Step 0 of Loop 'loop3'
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b1;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b1;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= loop3_k_1_sva[1:0];
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= (({(loop1_i_1_sva[2:0])
                        , 2'b1}) + conv_u2u_2_5(loop3_k_1_sva[3:2])) + ({1'b1 , (~
                        loop1_i_1_sva)});
                    input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b1;
                    input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b1;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b1;
                    loop3_acc_11_sdt = conv_u2u_4_5(loop3_k_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= loop3_acc_11_sdt[1:0];
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= conv_u2u_3_6(loop3_acc_11_sdt[4:2])
                        + conv_u2u_4_6(~ loop3_k_1_sva) + ({loop3_k_1_sva , 2'b1})
                        + 6'b110000;
                    input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b1;
                    begin : waitLoop2Exit
                      forever begin : waitLoop2
                        @(posedge clk);
                        if ( rst )
                          disable mainExit;
                        if ( core_wen )
                          disable waitLoop2Exit;
                      end
                    end
                    // C-Step 1 of Loop 'loop3'
                    input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                    mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
                    mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b1;
                    input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b1;
                    loop3_k_1_sva_1 = loop3_k_1_sva + 4'b1;
                    loop3_slc_itm = readslicef_3_1_2((({1'b1 , (loop3_k_1_sva_1[3:2])})
                        + 3'b1));
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
                    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                    input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
                    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                    begin : waitLoop3Exit
                      forever begin : waitLoop3
                        @(posedge clk);
                        if ( rst )
                          disable mainExit;
                        if ( core_wen )
                          disable waitLoop3Exit;
                      end
                    end
                    // C-Step 2 of Loop 'loop3'
                    input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                    input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                    mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
                    mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
                    mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
                    loop2_partial_out_sva_1 = loop2_partial_out_sva + conv_s2s_64_32(conv_u2u_16_32(input_matrix1_rsc_REGISTER_FILE_data_out_mxwt)
                        * conv_u2u_16_32(input_matrix2_rsc_REGISTER_FILE_data_out_mxwt));
                    if ( ~ loop3_slc_itm )
                      disable loop3Exit;
                    loop2_partial_out_sva = loop2_partial_out_sva_1;
                    loop3_k_1_sva = loop3_k_1_sva_1;
                  end
                end
                output_rsc_mgc_out_stdreg_d <= {{4{loop2_partial_out_sva_1[31]}},
                    loop2_partial_out_sva_1};
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                begin : waitLoop4Exit
                  forever begin : waitLoop4
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( core_wen )
                      disable waitLoop4Exit;
                  end
                end
                // C-Step 1 of Loop 'loop2'
                input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
                mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
                loop2_acc_4_sdt = conv_u2u_4_5(loop1_i_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
                addr_rsc_mgc_out_stdreg_d <= {(conv_u2u_3_6(loop2_acc_4_sdt[4:2])
                    + conv_u2u_4_6(~ loop1_i_1_sva) + ({loop1_i_1_sva , 2'b1}) +
                    6'b110000) , (loop2_acc_4_sdt[1:0])};
                loop2_j_1_sva_1 = loop2_j_1_sva + 4'b1;
                loop2_slc_itm = readslicef_5_1_4((conv_u2s_4_5(loop2_j_1_sva_1) +
                    5'b10011));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
                begin : waitLoop5Exit
                  forever begin : waitLoop5
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( core_wen )
                      disable waitLoop5Exit;
                  end
                end
                // C-Step 2 of Loop 'loop2'
                input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
                mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
                mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
                if ( ~ loop2_slc_itm )
                  disable loop2Exit;
                loop2_j_1_sva = loop2_j_1_sva_1;
              end
            end
            input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
            begin : waitLoop6Exit
              forever begin : waitLoop6
                @(posedge clk);
                if ( rst )
                  disable mainExit;
                if ( core_wen )
                  disable waitLoop6Exit;
              end
            end
            // C-Step 1 of Loop 'loop1'
            input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
            mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
            mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
            mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
            loop1_i_1_sva_1 = loop1_i_1_sva + 4'b1;
            if ( ~ (readslicef_4_1_3((conv_u2s_3_4(loop1_i_1_sva_1[3:1]) + 4'b1011)))
                )
              disable loop1Exit;
            loop1_i_1_sva = loop1_i_1_sva_1;
          end
        end
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b1;
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b1;
        mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b1;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
        begin : waitLoop7Exit
          forever begin : waitLoop7
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( core_wen )
              disable waitLoop7Exit;
          end
        end
        // C-Step 3 of Loop 'main'
        input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
        mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
      end
    end
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
    mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
    mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
    mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
    addr_rsc_mgc_out_stdreg_d <= 8'b0;
    output_rsc_mgc_out_stdreg_d <= 36'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1 <= 6'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_core_psct <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_oswt_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_re_core_psct <= 1'b0;
    mgc_start_sync_mgc_bsync_vld_oswt <= 1'b0;
    mgc_start_sync_mgc_bsync_vld_iswt0 <= 1'b0;
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= 1'b0;
    mgc_done_sync_mgc_bsync_rdy_oswt <= 1'b0;
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= 1'b0;
  end

  assign input_matrix1_rsc_REGISTER_FILE_data_out_mxwt = MUX_v_16_2_2({input_matrix1_rsc_REGISTER_FILE_data_out
      , input_matrix1_rsc_REGISTER_FILE_data_out_bfwt}, input_matrix1_rsc_REGISTER_FILE_bcwt_1);
  assign input_matrix2_rsc_REGISTER_FILE_data_out_mxwt = MUX_v_16_2_2({input_matrix2_rsc_REGISTER_FILE_data_out
      , input_matrix2_rsc_REGISTER_FILE_data_out_bfwt}, input_matrix2_rsc_REGISTER_FILE_bcwt_1);
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd_core = {input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_sg1
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_core_reg_1};
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct = input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct_reg;
  assign input_matrix1_rsc_REGISTER_FILE_re_core_sct = input_matrix1_rsc_REGISTER_FILE_re_core_sct_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd_core = {input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_sg1
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_core_reg_1};
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct = input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct_reg;
  assign input_matrix2_rsc_REGISTER_FILE_re_core_sct = input_matrix2_rsc_REGISTER_FILE_re_core_sct_reg;
  always @(posedge clk) begin
    if ( rst ) begin
      input_matrix1_rsc_REGISTER_FILE_data_out_bfwt <= 16'b0;
      input_matrix2_rsc_REGISTER_FILE_data_out_bfwt <= 16'b0;
    end
    else begin
      input_matrix1_rsc_REGISTER_FILE_data_out_bfwt <= input_matrix1_rsc_REGISTER_FILE_data_out_mxwt;
      input_matrix2_rsc_REGISTER_FILE_data_out_bfwt <= input_matrix2_rsc_REGISTER_FILE_data_out_mxwt;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      input_matrix1_rsc_REGISTER_FILE_iswt0_1 <= 1'b0;
      input_matrix2_rsc_REGISTER_FILE_iswt0_1 <= 1'b0;
    end
    else if ( core_wen ) begin
      input_matrix1_rsc_REGISTER_FILE_iswt0_1 <= input_matrix1_rsc_REGISTER_FILE_iswt0_1_pff;
      input_matrix2_rsc_REGISTER_FILE_iswt0_1 <= input_matrix2_rsc_REGISTER_FILE_iswt0_1_pff;
    end
  end

  function [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_5_1_4;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_5_1_4 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function [15:0] MUX_v_16_2_2;
    input [31:0] inputs;
    input [0:0] sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[31:16];
      end
      1'b1 : begin
        result = inputs[15:0];
      end
      default : begin
        result = inputs[31:16];
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function  [4:0] conv_u2u_2_5 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_5 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_6 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [31:0] conv_s2s_64_32 ;
    input signed [63:0]  vector ;
  begin
    conv_s2s_64_32 = vector[31:0];
  end
  endfunction


  function  [31:0] conv_u2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_32 = {{16{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult
//  Generated from file(s):
//    2) $PROJECT_HOME/MATRIX_MULT.cpp
// ------------------------------------------------------------------


module matrix_mult (
  start, done, output_rsc_z, output_valid_rsc_z, addr_rsc_z, clk, rst, input_matrix1_rsc_REGISTER_FILE_data_in,
      input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_addr_wr,
      input_matrix1_rsc_REGISTER_FILE_re, input_matrix1_rsc_REGISTER_FILE_we, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_data_in, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_addr_wr, input_matrix2_rsc_REGISTER_FILE_re,
      input_matrix2_rsc_REGISTER_FILE_we, input_matrix2_rsc_REGISTER_FILE_data_out
);
  input start;
  output done;
  output [35:0] output_rsc_z;
  output output_valid_rsc_z;
  output [7:0] addr_rsc_z;
  input clk;
  input rst;
  output [15:0] input_matrix1_rsc_REGISTER_FILE_data_in;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_wr;
  output input_matrix1_rsc_REGISTER_FILE_re;
  output input_matrix1_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [15:0] input_matrix2_rsc_REGISTER_FILE_data_in;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_wr;
  output input_matrix2_rsc_REGISTER_FILE_re;
  output input_matrix2_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;


  // Interconnect Declarations
  wire [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_core;
  wire input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct;
  wire input_matrix1_rsc_REGISTER_FILE_re_core_sct;
  wire [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_core;
  wire input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct;
  wire input_matrix2_rsc_REGISTER_FILE_re_core_sct;
  wire [35:0] output_rsc_mgc_out_stdreg_d;
  wire [7:0] addr_rsc_mgc_out_stdreg_d;
  wire mgc_start_sync_mgc_bsync_vld_vd;
  wire mgc_done_sync_mgc_bsync_rdy_rd_core_sct;

  mgc_out_stdreg #(.rscid(3),
  .width(36)) output_rsc_mgc_out_stdreg (
      .d(output_rsc_mgc_out_stdreg_d),
      .z(output_rsc_z)
    );
  mgc_out_stdreg #(.rscid(4),
  .width(1)) output_valid_rsc_mgc_out_stdreg (
      .d(1'b1),
      .z(output_valid_rsc_z)
    );
  mgc_out_stdreg #(.rscid(5),
  .width(8)) addr_rsc_mgc_out_stdreg (
      .d(addr_rsc_mgc_out_stdreg_d),
      .z(addr_rsc_z)
    );
  mgc_bsync_vld #(.rscid(6),
  .ready(0),
  .valid(1)) mgc_start_sync_mgc_bsync_vld (
      .vd(mgc_start_sync_mgc_bsync_vld_vd),
      .vz(start)
    );
  mgc_bsync_rdy #(.rscid(7),
  .ready(1),
  .valid(0)) mgc_done_sync_mgc_bsync_rdy (
      .rd(mgc_done_sync_mgc_bsync_rdy_rd_core_sct),
      .rz(done)
    );
  matrix_mult_core matrix_mult_core_inst (
      .clk(clk),
      .rst(rst),
      .input_matrix1_rsc_REGISTER_FILE_data_out(input_matrix1_rsc_REGISTER_FILE_data_out),
      .input_matrix2_rsc_REGISTER_FILE_data_out(input_matrix2_rsc_REGISTER_FILE_data_out),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd_core(input_matrix1_rsc_REGISTER_FILE_addr_rd_core),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct(input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct),
      .input_matrix1_rsc_REGISTER_FILE_re_core_sct(input_matrix1_rsc_REGISTER_FILE_re_core_sct),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd_core(input_matrix2_rsc_REGISTER_FILE_addr_rd_core),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct(input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct),
      .input_matrix2_rsc_REGISTER_FILE_re_core_sct(input_matrix2_rsc_REGISTER_FILE_re_core_sct),
      .output_rsc_mgc_out_stdreg_d(output_rsc_mgc_out_stdreg_d),
      .addr_rsc_mgc_out_stdreg_d(addr_rsc_mgc_out_stdreg_d),
      .mgc_start_sync_mgc_bsync_vld_vd(mgc_start_sync_mgc_bsync_vld_vd),
      .mgc_done_sync_mgc_bsync_rdy_rd_core_sct(mgc_done_sync_mgc_bsync_rdy_rd_core_sct)
    );
  assign input_matrix1_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = input_matrix1_rsc_REGISTER_FILE_addr_rd_core
      & ({{6{input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct}}, input_matrix1_rsc_REGISTER_FILE_addr_rd_core_sct});
  assign input_matrix1_rsc_REGISTER_FILE_addr_wr = 7'b0;
  assign input_matrix1_rsc_REGISTER_FILE_re = ~ input_matrix1_rsc_REGISTER_FILE_re_core_sct;
  assign input_matrix1_rsc_REGISTER_FILE_we = 1'b1;
  assign input_matrix2_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = input_matrix2_rsc_REGISTER_FILE_addr_rd_core
      & ({{7{input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct}}, input_matrix2_rsc_REGISTER_FILE_addr_rd_core_sct});
  assign input_matrix2_rsc_REGISTER_FILE_addr_wr = 8'b0;
  assign input_matrix2_rsc_REGISTER_FILE_re = ~ input_matrix2_rsc_REGISTER_FILE_re_core_sct;
  assign input_matrix2_rsc_REGISTER_FILE_we = 1'b1;
endmodule



