// Seed: 2151385669
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri1 id_10
);
  logic [1 'b0 : {  -1  ,  1  }] id_12 = id_5;
  logic [-1 'b0 : 1] id_13;
  ;
  assign id_2 = 1;
  logic [-1  ==  -1 : 1 'b0] id_14;
  ;
  assign id_10 = id_12 == -1'd0;
  wire id_15;
  tri  id_16;
  assign module_1.id_5 = 0;
  assign id_16 = 1;
  wire [1  -  1 : -1] id_17;
  wire id_18;
endmodule
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    output wire id_5
);
  tri1 module_1 = 1;
  assign id_1 = id_0 == -1;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3
  );
  wire id_8, id_9;
  wire id_10;
  ;
endmodule
