

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2'
================================================================
* Date:           Tue Sep  5 09:33:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1_VITIS_LOOP_117_2  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v71 = alloca i32 1"   --->   Operation 5 'alloca' 'v71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v70 = alloca i32 1"   --->   Operation 6 'alloca' 'v70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten40"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v70"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %v71"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i10 %indvar_flatten40" [bert_layer.cpp:116]   --->   Operation 12 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln116 = icmp_eq  i10 %indvar_flatten40_load, i10 768" [bert_layer.cpp:116]   --->   Operation 14 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln116_1 = add i10 %indvar_flatten40_load, i10 1" [bert_layer.cpp:116]   --->   Operation 15 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc7.i, void %_Z13Context_layerPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_S6_.exit.exitStub" [bert_layer.cpp:116]   --->   Operation 16 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v71_load = load i7 %v71" [bert_layer.cpp:117]   --->   Operation 17 'load' 'v71_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v70_load = load i4 %v70" [bert_layer.cpp:116]   --->   Operation 18 'load' 'v70_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln116 = add i4 %v70_load, i4 1" [bert_layer.cpp:116]   --->   Operation 19 'add' 'add_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.48ns)   --->   "%icmp_ln117 = icmp_eq  i7 %v71_load, i7 64" [bert_layer.cpp:117]   --->   Operation 20 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%select_ln116 = select i1 %icmp_ln117, i7 0, i7 %v71_load" [bert_layer.cpp:116]   --->   Operation 21 'select' 'select_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln116_1 = select i1 %icmp_ln117, i4 %add_ln116, i4 %v70_load" [bert_layer.cpp:116]   --->   Operation 22 'select' 'select_ln116_1' <Predicate = (!icmp_ln116)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast16_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln116_1, i32 2, i32 3" [bert_layer.cpp:116]   --->   Operation 23 'partselect' 'p_cast16_mid2_v' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast16_mid2_v, i6 0" [bert_layer.cpp:118]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i4 %select_ln116_1" [bert_layer.cpp:116]   --->   Operation 25 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %select_ln116" [bert_layer.cpp:118]   --->   Operation 26 'zext' 'zext_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln118 = add i8 %tmp_s, i8 %zext_ln118" [bert_layer.cpp:118]   --->   Operation 27 'add' 'add_ln118' <Predicate = (!icmp_ln116)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%switch_ln118 = switch i2 %trunc_ln116, void %arrayidx61.0.0.01.i27.case.3, i2 0, void %arrayidx61.0.0.01.i27.case.0, i2 1, void %arrayidx61.0.0.01.i27.case.1, i2 2, void %arrayidx61.0.0.01.i27.case.2" [bert_layer.cpp:118]   --->   Operation 28 'switch' 'switch_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.95>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln117 = add i7 %select_ln116, i7 1" [bert_layer.cpp:117]   --->   Operation 29 'add' 'add_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln117 = store i10 %add_ln116_1, i10 %indvar_flatten40" [bert_layer.cpp:117]   --->   Operation 30 'store' 'store_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln117 = store i4 %select_ln116_1, i4 %v70" [bert_layer.cpp:117]   --->   Operation 31 'store' 'store_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln117 = store i7 %add_ln117, i7 %v71" [bert_layer.cpp:117]   --->   Operation 32 'store' 'store_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc.i21" [bert_layer.cpp:117]   --->   Operation 33 'br' 'br_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_1_VITIS_LOOP_117_2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118" [bert_layer.cpp:118]   --->   Operation 37 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v102_V_addr = getelementptr i24 %v102_V, i64 0, i64 %zext_ln118_1" [bert_layer.cpp:118]   --->   Operation 38 'getelementptr' 'v102_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v102_V_1_addr = getelementptr i24 %v102_V_1, i64 0, i64 %zext_ln118_1" [bert_layer.cpp:118]   --->   Operation 39 'getelementptr' 'v102_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v102_V_2_addr = getelementptr i24 %v102_V_2, i64 0, i64 %zext_ln118_1" [bert_layer.cpp:118]   --->   Operation 40 'getelementptr' 'v102_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v102_V_3_addr = getelementptr i24 %v102_V_3, i64 0, i64 %zext_ln118_1" [bert_layer.cpp:118]   --->   Operation 41 'getelementptr' 'v102_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [bert_layer.cpp:117]   --->   Operation 42 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln118 = store i24 0, i8 %v102_V_2_addr" [bert_layer.cpp:118]   --->   Operation 43 'store' 'store_ln118' <Predicate = (trunc_ln116 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx61.0.0.01.i27.exit" [bert_layer.cpp:118]   --->   Operation 44 'br' 'br_ln118' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln118 = store i24 0, i8 %v102_V_1_addr" [bert_layer.cpp:118]   --->   Operation 45 'store' 'store_ln118' <Predicate = (trunc_ln116 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx61.0.0.01.i27.exit" [bert_layer.cpp:118]   --->   Operation 46 'br' 'br_ln118' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln118 = store i24 0, i8 %v102_V_addr" [bert_layer.cpp:118]   --->   Operation 47 'store' 'store_ln118' <Predicate = (trunc_ln116 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx61.0.0.01.i27.exit" [bert_layer.cpp:118]   --->   Operation 48 'br' 'br_ln118' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln118 = store i24 0, i8 %v102_V_3_addr" [bert_layer.cpp:118]   --->   Operation 49 'store' 'store_ln118' <Predicate = (trunc_ln116 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx61.0.0.01.i27.exit" [bert_layer.cpp:118]   --->   Operation 50 'br' 'br_ln118' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v102_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v102_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v102_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v102_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v71                   (alloca           ) [ 010]
v70                   (alloca           ) [ 010]
indvar_flatten40      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten40_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln116            (icmp             ) [ 010]
add_ln116_1           (add              ) [ 000]
br_ln116              (br               ) [ 000]
v71_load              (load             ) [ 000]
v70_load              (load             ) [ 000]
add_ln116             (add              ) [ 000]
icmp_ln117            (icmp             ) [ 000]
select_ln116          (select           ) [ 000]
select_ln116_1        (select           ) [ 000]
p_cast16_mid2_v       (partselect       ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
trunc_ln116           (trunc            ) [ 011]
zext_ln118            (zext             ) [ 000]
add_ln118             (add              ) [ 011]
switch_ln118          (switch           ) [ 000]
add_ln117             (add              ) [ 000]
store_ln117           (store            ) [ 000]
store_ln117           (store            ) [ 000]
store_ln117           (store            ) [ 000]
br_ln117              (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln118_1          (zext             ) [ 000]
v102_V_addr           (getelementptr    ) [ 000]
v102_V_1_addr         (getelementptr    ) [ 000]
v102_V_2_addr         (getelementptr    ) [ 000]
v102_V_3_addr         (getelementptr    ) [ 000]
specloopname_ln117    (specloopname     ) [ 000]
store_ln118           (store            ) [ 000]
br_ln118              (br               ) [ 000]
store_ln118           (store            ) [ 000]
br_ln118              (br               ) [ 000]
store_ln118           (store            ) [ 000]
br_ln118              (br               ) [ 000]
store_ln118           (store            ) [ 000]
br_ln118              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v102_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v102_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v102_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v102_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_116_1_VITIS_LOOP_117_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="v71_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v71/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v70_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v70/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten40_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v102_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="v102_V_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="24" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_V_1_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v102_V_2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_V_2_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="v102_V_3_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_V_3_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln118_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln118_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="24" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln118_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln118_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="24" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten40_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln116_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln116_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v71_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v71_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="v70_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v70_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln116_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln117_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln116_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln116_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_cast16_mid2_v_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="0" index="3" bw="3" slack="0"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast16_mid2_v/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln116_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln118_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln118_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln117_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln117_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln117_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln117_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln118_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="v71_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="v71 "/>
</bind>
</comp>

<comp id="263" class="1005" name="v70_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v70 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvar_flatten40_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="280" class="1005" name="trunc_ln116_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln116 "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln118_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="58" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="83" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="76" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="97" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="174" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="165" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="188" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="196" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="188" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="180" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="206" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="180" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="156" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="188" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="228" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="259"><net_src comp="64" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="266"><net_src comp="68" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="273"><net_src comp="72" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="283"><net_src comp="214" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="222" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v102_V | {2 }
	Port: v102_V_1 | {2 }
	Port: v102_V_2 | {2 }
	Port: v102_V_3 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten40_load : 1
		icmp_ln116 : 2
		add_ln116_1 : 2
		br_ln116 : 3
		v71_load : 1
		v70_load : 1
		add_ln116 : 2
		icmp_ln117 : 2
		select_ln116 : 3
		select_ln116_1 : 3
		p_cast16_mid2_v : 4
		tmp_s : 5
		trunc_ln116 : 4
		zext_ln118 : 4
		add_ln118 : 6
		switch_ln118 : 5
		add_ln117 : 4
		store_ln117 : 3
		store_ln117 : 4
		store_ln117 : 5
	State 2
		v102_V_addr : 1
		v102_V_1_addr : 1
		v102_V_2_addr : 1
		v102_V_3_addr : 1
		store_ln118 : 2
		store_ln118 : 2
		store_ln118 : 2
		store_ln118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln116_1_fu_156   |    0    |    13   |
|    add   |    add_ln116_fu_168    |    0    |    13   |
|          |    add_ln118_fu_222    |    0    |    15   |
|          |    add_ln117_fu_228    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln116_fu_150   |    0    |    11   |
|          |    icmp_ln117_fu_174   |    0    |    10   |
|----------|------------------------|---------|---------|
|  select  |   select_ln116_fu_180  |    0    |    7    |
|          |  select_ln116_1_fu_188 |    0    |    4    |
|----------|------------------------|---------|---------|
|partselect| p_cast16_mid2_v_fu_196 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_206      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln116_fu_214   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln118_fu_218   |    0    |    0    |
|          |   zext_ln118_1_fu_249  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    87   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln118_reg_284   |    8   |
|indvar_flatten40_reg_270|   10   |
|   trunc_ln116_reg_280  |    2   |
|       v70_reg_263      |    4   |
|       v71_reg_256      |    7   |
+------------------------+--------+
|          Total         |   31   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   87   |
+-----------+--------+--------+
