{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584437465392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584437465393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 17:31:05 2020 " "Processing started: Tue Mar 17 17:31:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584437465393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584437465393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL_clock -c VHDL_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_clock -c VHDL_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584437465393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1584437465847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behav " "Found design unit 1: clock-behav" {  } { { "../source/clock.vhd" "" { Text "B:/Repo/VHDL_clock/source/clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466901 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../source/clock.vhd" "" { Text "B:/Repo/VHDL_clock/source/clock.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/alarmclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/alarmclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmClock-behav " "Found design unit 1: AlarmClock-behav" {  } { { "../source/AlarmClock.vhd" "" { Text "B:/Repo/VHDL_clock/source/AlarmClock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466905 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmClock " "Found entity 1: AlarmClock" {  } { { "../source/AlarmClock.vhd" "" { Text "B:/Repo/VHDL_clock/source/AlarmClock.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/prevent_shake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/prevent_shake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prevent_shake-behav " "Found design unit 1: prevent_shake-behav" {  } { { "../source/prevent_shake.vhd" "" { Text "B:/Repo/VHDL_clock/source/prevent_shake.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466907 ""} { "Info" "ISGN_ENTITY_NAME" "1 prevent_shake " "Found entity 1: prevent_shake" {  } { { "../source/prevent_shake.vhd" "" { Text "B:/Repo/VHDL_clock/source/prevent_shake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-BEHAV " "Found design unit 1: TIMER-BEHAV" {  } { { "../source/timer.vhd" "" { Text "B:/Repo/VHDL_clock/source/timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466910 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "../source/timer.vhd" "" { Text "B:/Repo/VHDL_clock/source/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/stop_watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/stop_watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STOP_WATCH-BEHAV " "Found design unit 1: STOP_WATCH-BEHAV" {  } { { "../source/stop_watch.vhd" "" { Text "B:/Repo/VHDL_clock/source/stop_watch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466913 ""} { "Info" "ISGN_ENTITY_NAME" "1 STOP_WATCH " "Found entity 1: STOP_WATCH" {  } { { "../source/stop_watch.vhd" "" { Text "B:/Repo/VHDL_clock/source/stop_watch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466913 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IN\";  expecting \":\", or \",\" seg.vhd(7) " "VHDL syntax error at seg.vhd(7) near text \"IN\";  expecting \":\", or \",\"" {  } { { "../source/seg.vhd" "" { Text "B:/Repo/VHDL_clock/source/seg.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1584437466917 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "seg seg.vhd(5) " "Ignored construct seg at seg.vhd(5) due to previous errors" {  } { { "../source/seg.vhd" "" { Text "B:/Repo/VHDL_clock/source/seg.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1584437466917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /repo/vhdl_clock/source/seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behav " "Found design unit 1: mux2-behav" {  } { { "../source/mux2.vhd" "" { Text "B:/Repo/VHDL_clock/source/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466920 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../source/mux2.vhd" "" { Text "B:/Repo/VHDL_clock/source/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-behav " "Found design unit 1: mux1-behav" {  } { { "../source/mux1.vhd" "" { Text "B:/Repo/VHDL_clock/source/mux1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../source/mux1.vhd" "" { Text "B:/Repo/VHDL_clock/source/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/mode_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/mode_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_select-behav " "Found design unit 1: mode_select-behav" {  } { { "../source/mode_select.vhd" "" { Text "B:/Repo/VHDL_clock/source/mode_select.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466927 ""} { "Info" "ISGN_ENTITY_NAME" "1 mode_select " "Found entity 1: mode_select" {  } { { "../source/mode_select.vhd" "" { Text "B:/Repo/VHDL_clock/source/mode_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATOR-BEHAV " "Found design unit 1: COMPARATOR-BEHAV" {  } { { "../source/comparator.vhd" "" { Text "B:/Repo/VHDL_clock/source/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466930 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "../source/comparator.vhd" "" { Text "B:/Repo/VHDL_clock/source/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-FLOW " "Found design unit 1: CLK_GEN-FLOW" {  } { { "../source/clk_gen.vhd" "" { Text "B:/Repo/VHDL_clock/source/clk_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466934 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Found entity 1: CLK_GEN" {  } { { "../source/clk_gen.vhd" "" { Text "B:/Repo/VHDL_clock/source/clk_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/vhdl_clock/source/beepctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repo/vhdl_clock/source/beepctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEPCTRL-BEHAV " "Found design unit 1: BEEPCTRL-BEHAV" {  } { { "../source/beepctrl.vhd" "" { Text "B:/Repo/VHDL_clock/source/beepctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466938 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEEPCTRL " "Found entity 1: BEEPCTRL" {  } { { "../source/beepctrl.vhd" "" { Text "B:/Repo/VHDL_clock/source/beepctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdl_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VHDL_clock " "Found entity 1: VHDL_clock" {  } { { "VHDL_clock.bdf" "" { Schematic "B:/Repo/VHDL_clock/quartus_files/VHDL_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584437466942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584437466942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584437467090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 17 17:31:07 2020 " "Processing ended: Tue Mar 17 17:31:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584437467090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584437467090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584437467090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584437467090 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584437467756 ""}
