#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:09:41 2023
# Process ID: 27847
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1
# Command line: vivado -log bd_1361_fanout_aresetn_ctrl_slr2_4_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_fanout_aresetn_ctrl_slr2_4_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_1361_fanout_aresetn_ctrl_slr2_4_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_1361_fanout_aresetn_ctrl_slr2_4_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.660 ; gain = 88.984 ; free physical = 94856 ; free virtual = 118360
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr2_4_0
Command: synth_design -top bd_1361_fanout_aresetn_ctrl_slr2_4_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29329
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3425.480 ; gain = 352.789 ; free physical = 86167 ; free virtual = 109675
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.860; parent = 2364.916; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4737.695; parent = 3431.422; children = 1306.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_fanout_aresetn_ctrl_slr2_4_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_49/synth/bd_1361_fanout_aresetn_ctrl_slr2_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_fanout_aresetn_ctrl_slr2_4_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_49/synth/bd_1361_fanout_aresetn_ctrl_slr2_4_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3498.395 ; gain = 425.703 ; free physical = 86076 ; free virtual = 109586
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.860; parent = 2364.916; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4804.664; parent = 3498.391; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.203 ; gain = 443.512 ; free physical = 86046 ; free virtual = 109556
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.860; parent = 2364.916; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4822.477; parent = 3516.203; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.203 ; gain = 443.512 ; free physical = 86035 ; free virtual = 109546
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.860; parent = 2364.916; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4822.477; parent = 3516.203; children = 1306.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.203 ; gain = 0.000 ; free physical = 86017 ; free virtual = 109527
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3553.977 ; gain = 0.000 ; free physical = 85287 ; free virtual = 108798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3567.855 ; gain = 13.879 ; free physical = 85271 ; free virtual = 108782
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3567.855 ; gain = 495.164 ; free physical = 85149 ; free virtual = 108652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.317; parent = 2391.373; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.129; parent = 3567.855; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3567.855 ; gain = 495.164 ; free physical = 85142 ; free virtual = 108651
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.317; parent = 2391.373; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.129; parent = 3567.855; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3567.855 ; gain = 495.164 ; free physical = 85135 ; free virtual = 108651
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.317; parent = 2391.373; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.129; parent = 3567.855; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3567.859 ; gain = 495.168 ; free physical = 85128 ; free virtual = 108636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.317; parent = 2391.373; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.129; parent = 3567.855; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3567.859 ; gain = 495.168 ; free physical = 84917 ; free virtual = 108433
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.317; parent = 2391.373; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.129; parent = 3567.855; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3883.840 ; gain = 811.148 ; free physical = 82760 ; free virtual = 106298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2918.535; parent = 2794.591; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5190.113; parent = 3883.840; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3883.840 ; gain = 811.148 ; free physical = 82739 ; free virtual = 106277
Synthesis current peak Physical Memory [PSS] (MB): peak = 2918.559; parent = 2794.614; children = 123.944
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5190.113; parent = 3883.840; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3902.867 ; gain = 830.176 ; free physical = 82806 ; free virtual = 106343
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5209.145; parent = 3902.871; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82707 ; free virtual = 106253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82707 ; free virtual = 106253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82706 ; free virtual = 106252
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82705 ; free virtual = 106251
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82703 ; free virtual = 106249
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82699 ; free virtual = 106245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.809 ; gain = 836.117 ; free physical = 82690 ; free virtual = 106236
Synthesis current peak Physical Memory [PSS] (MB): peak = 2920.183; parent = 2795.542; children = 124.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5215.082; parent = 3908.809; children = 1306.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3908.809 ; gain = 784.465 ; free physical = 82714 ; free virtual = 106260
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3908.812 ; gain = 836.117 ; free physical = 82823 ; free virtual = 106368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3917.715 ; gain = 0.000 ; free physical = 82792 ; free virtual = 106338
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.285 ; gain = 0.000 ; free physical = 82830 ; free virtual = 106346
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6b6803c9
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 3996.285 ; gain = 2042.027 ; free physical = 83059 ; free virtual = 106576
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_1361_fanout_aresetn_ctrl_slr2_4_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_fanout_aresetn_ctrl_slr2_4_0, cache-ID = fc75c90be9a5c229
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_1361_fanout_aresetn_ctrl_slr2_4_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_fanout_aresetn_ctrl_slr2_4_0_utilization_synth.rpt -pb bd_1361_fanout_aresetn_ctrl_slr2_4_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:11:03 2023...
