
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020d8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08002288  08002288  00012288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002330  08002330  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002330  08002330  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002330  08002330  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002330  08002330  00012330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002334  08002334  00012334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002338  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020064  2**0
                  CONTENTS
 10 .bss          00000258  20000064  20000064  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002bc  200002bc  00020064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003869  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000009f7  00000000  00000000  000238fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000280  00000000  00000000  000242f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000228  00000000  00000000  00024578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000034eb  00000000  00000000  000247a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000028ab  00000000  00000000  00027c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000bdd4  00000000  00000000  0002a536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0003630a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001134  00000000  00000000  00036360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000064 	.word	0x20000064
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002270 	.word	0x08002270

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000068 	.word	0x20000068
 80001ec:	08002270 	.word	0x08002270

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode : 5
 */

void SPI2_GPIOInits(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 8000296:	4b14      	ldr	r3, [pc, #80]	; (80002e8 <SPI2_GPIOInits+0x58>)
 8000298:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800029a:	2302      	movs	r3, #2
 800029c:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 800029e:	2305      	movs	r3, #5
 80002a0:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80002a2:	2300      	movs	r3, #0
 80002a4:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002a6:	2300      	movs	r3, #0
 80002a8:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002aa:	2302      	movs	r3, #2
 80002ac:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80002ae:	230d      	movs	r3, #13
 80002b0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fdd3 	bl	8000e60 <GPIO_Init>

	//MOSI
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 80002ba:	230f      	movs	r3, #15
 80002bc:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	4618      	mov	r0, r3
 80002c2:	f000 fdcd 	bl	8000e60 <GPIO_Init>

	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 80002c6:	230e      	movs	r3, #14
 80002c8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 fdc7 	bl	8000e60 <GPIO_Init>


	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002d2:	230c      	movs	r3, #12
 80002d4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	4618      	mov	r0, r3
 80002da:	f000 fdc1 	bl	8000e60 <GPIO_Init>


}
 80002de:	bf00      	nop
 80002e0:	3710      	adds	r7, #16
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40020400 	.word	0x40020400

080002ec <SPI2_Inits>:

void SPI2_Inits(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	SPI2handle.pSPIx = SPI2;
 80002f0:	4b0e      	ldr	r3, [pc, #56]	; (800032c <SPI2_Inits+0x40>)
 80002f2:	4a0f      	ldr	r2, [pc, #60]	; (8000330 <SPI2_Inits+0x44>)
 80002f4:	601a      	str	r2, [r3, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 80002f6:	4b0d      	ldr	r3, [pc, #52]	; (800032c <SPI2_Inits+0x40>)
 80002f8:	2201      	movs	r2, #1
 80002fa:	715a      	strb	r2, [r3, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 80002fc:	4b0b      	ldr	r3, [pc, #44]	; (800032c <SPI2_Inits+0x40>)
 80002fe:	2201      	movs	r2, #1
 8000300:	711a      	strb	r2, [r3, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV128;
 8000302:	4b0a      	ldr	r3, [pc, #40]	; (800032c <SPI2_Inits+0x40>)
 8000304:	2206      	movs	r2, #6
 8000306:	719a      	strb	r2, [r3, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000308:	4b08      	ldr	r3, [pc, #32]	; (800032c <SPI2_Inits+0x40>)
 800030a:	2200      	movs	r2, #0
 800030c:	71da      	strb	r2, [r3, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <SPI2_Inits+0x40>)
 8000310:	2200      	movs	r2, #0
 8000312:	721a      	strb	r2, [r3, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000314:	4b05      	ldr	r3, [pc, #20]	; (800032c <SPI2_Inits+0x40>)
 8000316:	2200      	movs	r2, #0
 8000318:	725a      	strb	r2, [r3, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI; //Hardware slave management enabled for NSS pin
 800031a:	4b04      	ldr	r3, [pc, #16]	; (800032c <SPI2_Inits+0x40>)
 800031c:	2200      	movs	r2, #0
 800031e:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SPI2handle);
 8000320:	4802      	ldr	r0, [pc, #8]	; (800032c <SPI2_Inits+0x40>)
 8000322:	f000 fa65 	bl	80007f0 <SPI_Init>
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	20000098 	.word	0x20000098
 8000330:	40003800 	.word	0x40003800

08000334 <Slave_GPIO_InterruptPinInit>:


/*This function configures the gpio pin over which SPI peripheral issues data available interrupt */
void Slave_GPIO_InterruptPinInit(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
	GPIO_Handle_t spiIntPin;
	memset(&spiIntPin,0,sizeof(spiIntPin));
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	220c      	movs	r2, #12
 800033e:	2100      	movs	r1, #0
 8000340:	4618      	mov	r0, r3
 8000342:	f001 f837 	bl	80013b4 <memset>

	//this is led gpio configuration
	spiIntPin.pGPIOx = GPIOD;
 8000346:	4b0d      	ldr	r3, [pc, #52]	; (800037c <Slave_GPIO_InterruptPinInit+0x48>)
 8000348:	607b      	str	r3, [r7, #4]
	spiIntPin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 800034a:	2306      	movs	r3, #6
 800034c:	723b      	strb	r3, [r7, #8]
	spiIntPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800034e:	2304      	movs	r3, #4
 8000350:	727b      	strb	r3, [r7, #9]
	spiIntPin.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 8000352:	2300      	movs	r3, #0
 8000354:	72bb      	strb	r3, [r7, #10]
	spiIntPin.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000356:	2301      	movs	r3, #1
 8000358:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&spiIntPin);
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f000 fd7f 	bl	8000e60 <GPIO_Init>

	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5,NVIC_IRQ_PRIO15);
 8000362:	210f      	movs	r1, #15
 8000364:	2017      	movs	r0, #23
 8000366:	f000 ff97 	bl	8001298 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,ENABLE);
 800036a:	2101      	movs	r1, #1
 800036c:	2017      	movs	r0, #23
 800036e:	f000 ff0f 	bl	8001190 <GPIO_IRQInterruptConfig>

}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	40020c00 	.word	0x40020c00

08000380 <main>:


int main(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0

	uint8_t dummy = 0xff;
 8000386:	23ff      	movs	r3, #255	; 0xff
 8000388:	71fb      	strb	r3, [r7, #7]

	Slave_GPIO_InterruptPinInit();
 800038a:	f7ff ffd3 	bl	8000334 <Slave_GPIO_InterruptPinInit>

	//this function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 800038e:	f7ff ff7f 	bl	8000290 <SPI2_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 8000392:	f7ff ffab 	bl	80002ec <SPI2_Inits>
	* making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI2,ENABLE);
 8000396:	2101      	movs	r1, #1
 8000398:	4824      	ldr	r0, [pc, #144]	; (800042c <main+0xac>)
 800039a:	f000 fa0d 	bl	80007b8 <SPI_SSOEConfig>

	SPI_IRQInterruptConfig(IRQ_NO_SPI2,ENABLE);
 800039e:	2101      	movs	r1, #1
 80003a0:	2024      	movs	r0, #36	; 0x24
 80003a2:	f000 fadd 	bl	8000960 <SPI_IRQInterruptConfig>

	while(1){

		rcvStop = 0;
 80003a6:	4b22      	ldr	r3, [pc, #136]	; (8000430 <main+0xb0>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	701a      	strb	r2, [r3, #0]

		while(!dataAvailable); //wait till data available interrupt from transmitter device(slave)
 80003ac:	bf00      	nop
 80003ae:	4b21      	ldr	r3, [pc, #132]	; (8000434 <main+0xb4>)
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d0fa      	beq.n	80003ae <main+0x2e>

		GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,DISABLE);
 80003b8:	2100      	movs	r1, #0
 80003ba:	2017      	movs	r0, #23
 80003bc:	f000 fee8 	bl	8001190 <GPIO_IRQInterruptConfig>

		//enable the SPI2 peripheral
		SPI_PeripheralControl(SPI2,ENABLE);
 80003c0:	2101      	movs	r1, #1
 80003c2:	481a      	ldr	r0, [pc, #104]	; (800042c <main+0xac>)
 80003c4:	f000 f9dc 	bl	8000780 <SPI_PeripheralControl>


		while(!rcvStop)
 80003c8:	e012      	b.n	80003f0 <main+0x70>
		{
			/* fetch the data from the SPI peripheral byte by byte in interrupt mode */
			while ( SPI_SendDataWithIT(&SPI2handle,&dummy,1) == SPI_BUSY_IN_TX);
 80003ca:	bf00      	nop
 80003cc:	1dfb      	adds	r3, r7, #7
 80003ce:	2201      	movs	r2, #1
 80003d0:	4619      	mov	r1, r3
 80003d2:	4819      	ldr	r0, [pc, #100]	; (8000438 <main+0xb8>)
 80003d4:	f000 fa7b 	bl	80008ce <SPI_SendDataWithIT>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b02      	cmp	r3, #2
 80003dc:	d0f6      	beq.n	80003cc <main+0x4c>
			while ( SPI_RecieveDataWithIT(&SPI2handle,(uint8_t*)&ReadByte,1) == SPI_BUSY_IN_RX );
 80003de:	bf00      	nop
 80003e0:	2201      	movs	r2, #1
 80003e2:	4916      	ldr	r1, [pc, #88]	; (800043c <main+0xbc>)
 80003e4:	4814      	ldr	r0, [pc, #80]	; (8000438 <main+0xb8>)
 80003e6:	f000 fa96 	bl	8000916 <SPI_RecieveDataWithIT>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d0f7      	beq.n	80003e0 <main+0x60>
		while(!rcvStop)
 80003f0:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <main+0xb0>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d0e7      	beq.n	80003ca <main+0x4a>
		}


		// confirm SPI is not busy
		while( SPI_GetFlagStatus(SPI2,SPI_BSY_FLAG));
 80003fa:	bf00      	nop
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	480b      	ldr	r0, [pc, #44]	; (800042c <main+0xac>)
 8000400:	f000 fa51 	bl	80008a6 <SPI_GetFlagStatus>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d1f8      	bne.n	80003fc <main+0x7c>

		//Disable the SPI2 peripheral
		SPI_PeripheralControl(SPI2,DISABLE);
 800040a:	2100      	movs	r1, #0
 800040c:	4807      	ldr	r0, [pc, #28]	; (800042c <main+0xac>)
 800040e:	f000 f9b7 	bl	8000780 <SPI_PeripheralControl>

		printf("Rcvd data = %s\n",RcvBuff);
 8000412:	490b      	ldr	r1, [pc, #44]	; (8000440 <main+0xc0>)
 8000414:	480b      	ldr	r0, [pc, #44]	; (8000444 <main+0xc4>)
 8000416:	f000 ffd5 	bl	80013c4 <iprintf>

		dataAvailable = 0;
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <main+0xb4>)
 800041c:	2200      	movs	r2, #0
 800041e:	701a      	strb	r2, [r3, #0]

		GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,ENABLE);
 8000420:	2101      	movs	r1, #1
 8000422:	2017      	movs	r0, #23
 8000424:	f000 feb4 	bl	8001190 <GPIO_IRQInterruptConfig>
		rcvStop = 0;
 8000428:	e7bd      	b.n	80003a6 <main+0x26>
 800042a:	bf00      	nop
 800042c:	40003800 	.word	0x40003800
 8000430:	20000080 	.word	0x20000080
 8000434:	20000081 	.word	0x20000081
 8000438:	20000098 	.word	0x20000098
 800043c:	20000094 	.word	0x20000094
 8000440:	200000b8 	.word	0x200000b8
 8000444:	08002288 	.word	0x08002288

08000448 <SPI2_IRQHandler>:

}

/* Runs when a data byte is received from the peripheral over SPI*/
void SPI2_IRQHandler(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0

	SPI_IRQHandling(&SPI2handle);
 800044c:	4802      	ldr	r0, [pc, #8]	; (8000458 <SPI2_IRQHandler+0x10>)
 800044e:	f000 fb9b 	bl	8000b88 <SPI_IRQHandling>
}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000098 	.word	0x20000098

0800045c <SPI_ApplicationEventCallback>:



void SPI_ApplicationEventCallback(SPI_Handle_t *pSPIHandle,uint8_t AppEv)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	460b      	mov	r3, r1
 8000466:	70fb      	strb	r3, [r7, #3]
	static uint32_t i = 0;
	/* In the RX complete event , copy data in to rcv buffer . '\0' indicates end of message(rcvStop = 1) */
	if(AppEv == SPI_EVENT_RX_CMPLT)
 8000468:	78fb      	ldrb	r3, [r7, #3]
 800046a:	2b02      	cmp	r3, #2
 800046c:	d11f      	bne.n	80004ae <SPI_ApplicationEventCallback+0x52>
	{
				RcvBuff[i++] = ReadByte;
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <SPI_ApplicationEventCallback+0x60>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	1c5a      	adds	r2, r3, #1
 8000474:	4911      	ldr	r1, [pc, #68]	; (80004bc <SPI_ApplicationEventCallback+0x60>)
 8000476:	600a      	str	r2, [r1, #0]
 8000478:	4a11      	ldr	r2, [pc, #68]	; (80004c0 <SPI_ApplicationEventCallback+0x64>)
 800047a:	7812      	ldrb	r2, [r2, #0]
 800047c:	b2d1      	uxtb	r1, r2
 800047e:	4a11      	ldr	r2, [pc, #68]	; (80004c4 <SPI_ApplicationEventCallback+0x68>)
 8000480:	54d1      	strb	r1, [r2, r3]
				if(ReadByte == '\0' || ( i == MAX_LEN)){
 8000482:	4b0f      	ldr	r3, [pc, #60]	; (80004c0 <SPI_ApplicationEventCallback+0x64>)
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	b2db      	uxtb	r3, r3
 8000488:	2b00      	cmp	r3, #0
 800048a:	d004      	beq.n	8000496 <SPI_ApplicationEventCallback+0x3a>
 800048c:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <SPI_ApplicationEventCallback+0x60>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000494:	d10b      	bne.n	80004ae <SPI_ApplicationEventCallback+0x52>
					rcvStop = 1;
 8000496:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <SPI_ApplicationEventCallback+0x6c>)
 8000498:	2201      	movs	r2, #1
 800049a:	701a      	strb	r2, [r3, #0]
					RcvBuff[i-1] = '\0';
 800049c:	4b07      	ldr	r3, [pc, #28]	; (80004bc <SPI_ApplicationEventCallback+0x60>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	3b01      	subs	r3, #1
 80004a2:	4a08      	ldr	r2, [pc, #32]	; (80004c4 <SPI_ApplicationEventCallback+0x68>)
 80004a4:	2100      	movs	r1, #0
 80004a6:	54d1      	strb	r1, [r2, r3]
					i = 0;
 80004a8:	4b04      	ldr	r3, [pc, #16]	; (80004bc <SPI_ApplicationEventCallback+0x60>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
				}
	}

}
 80004ae:	bf00      	nop
 80004b0:	370c      	adds	r7, #12
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	20000084 	.word	0x20000084
 80004c0:	20000094 	.word	0x20000094
 80004c4:	200000b8 	.word	0x200000b8
 80004c8:	20000080 	.word	0x20000080

080004cc <EXTI9_5_IRQHandler>:

/* Slave data available interrupt handler */
void EXTI9_5_IRQHandler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	GPIO_IRQHandling(GPIO_PIN_NO_6);
 80004d0:	2006      	movs	r0, #6
 80004d2:	f000 ff25 	bl	8001320 <GPIO_IRQHandling>
	dataAvailable = 1;
 80004d6:	4b02      	ldr	r3, [pc, #8]	; (80004e0 <EXTI9_5_IRQHandler+0x14>)
 80004d8:	2201      	movs	r2, #1
 80004da:	701a      	strb	r2, [r3, #0]
}
 80004dc:	bf00      	nop
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000081 	.word	0x20000081

080004e4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80004ee:	4b0f      	ldr	r3, [pc, #60]	; (800052c <ITM_SendChar+0x48>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a0e      	ldr	r2, [pc, #56]	; (800052c <ITM_SendChar+0x48>)
 80004f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004f8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80004fa:	4b0d      	ldr	r3, [pc, #52]	; (8000530 <ITM_SendChar+0x4c>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a0c      	ldr	r2, [pc, #48]	; (8000530 <ITM_SendChar+0x4c>)
 8000500:	f043 0301 	orr.w	r3, r3, #1
 8000504:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000506:	bf00      	nop
 8000508:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0f8      	beq.n	8000508 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000516:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	6013      	str	r3, [r2, #0]
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	e000edfc 	.word	0xe000edfc
 8000530:	e0000e00 	.word	0xe0000e00

08000534 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	60b9      	str	r1, [r7, #8]
 800053e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]
 8000544:	e00a      	b.n	800055c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000546:	f3af 8000 	nop.w
 800054a:	4601      	mov	r1, r0
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	60ba      	str	r2, [r7, #8]
 8000552:	b2ca      	uxtb	r2, r1
 8000554:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	3301      	adds	r3, #1
 800055a:	617b      	str	r3, [r7, #20]
 800055c:	697a      	ldr	r2, [r7, #20]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	429a      	cmp	r2, r3
 8000562:	dbf0      	blt.n	8000546 <_read+0x12>
	}

return len;
 8000564:	687b      	ldr	r3, [r7, #4]
}
 8000566:	4618      	mov	r0, r3
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b086      	sub	sp, #24
 8000572:	af00      	add	r7, sp, #0
 8000574:	60f8      	str	r0, [r7, #12]
 8000576:	60b9      	str	r1, [r7, #8]
 8000578:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	e009      	b.n	8000594 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	1c5a      	adds	r2, r3, #1
 8000584:	60ba      	str	r2, [r7, #8]
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff ffab 	bl	80004e4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	3301      	adds	r3, #1
 8000592:	617b      	str	r3, [r7, #20]
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	429a      	cmp	r2, r3
 800059a:	dbf1      	blt.n	8000580 <_write+0x12>
	}
	return len;
 800059c:	687b      	ldr	r3, [r7, #4]
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3718      	adds	r7, #24
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <_close>:

int _close(int file)
{
 80005a6:	b480      	push	{r7}
 80005a8:	b083      	sub	sp, #12
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	6078      	str	r0, [r7, #4]
	return -1;
 80005ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005ce:	605a      	str	r2, [r3, #4]
	return 0;
 80005d0:	2300      	movs	r3, #0
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <_isatty>:

int _isatty(int file)
{
 80005de:	b480      	push	{r7}
 80005e0:	b083      	sub	sp, #12
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
	return 1;
 80005e6:	2301      	movs	r3, #1
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
	return 0;
 8000600:	2300      	movs	r3, #0
}
 8000602:	4618      	mov	r0, r3
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
	...

08000610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000618:	4a14      	ldr	r2, [pc, #80]	; (800066c <_sbrk+0x5c>)
 800061a:	4b15      	ldr	r3, [pc, #84]	; (8000670 <_sbrk+0x60>)
 800061c:	1ad3      	subs	r3, r2, r3
 800061e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000624:	4b13      	ldr	r3, [pc, #76]	; (8000674 <_sbrk+0x64>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d102      	bne.n	8000632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800062c:	4b11      	ldr	r3, [pc, #68]	; (8000674 <_sbrk+0x64>)
 800062e:	4a12      	ldr	r2, [pc, #72]	; (8000678 <_sbrk+0x68>)
 8000630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000632:	4b10      	ldr	r3, [pc, #64]	; (8000674 <_sbrk+0x64>)
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4413      	add	r3, r2
 800063a:	693a      	ldr	r2, [r7, #16]
 800063c:	429a      	cmp	r2, r3
 800063e:	d207      	bcs.n	8000650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000640:	f000 fe8e 	bl	8001360 <__errno>
 8000644:	4603      	mov	r3, r0
 8000646:	220c      	movs	r2, #12
 8000648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800064a:	f04f 33ff 	mov.w	r3, #4294967295
 800064e:	e009      	b.n	8000664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000650:	4b08      	ldr	r3, [pc, #32]	; (8000674 <_sbrk+0x64>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000656:	4b07      	ldr	r3, [pc, #28]	; (8000674 <_sbrk+0x64>)
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4413      	add	r3, r2
 800065e:	4a05      	ldr	r2, [pc, #20]	; (8000674 <_sbrk+0x64>)
 8000660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000662:	68fb      	ldr	r3, [r7, #12]
}
 8000664:	4618      	mov	r0, r3
 8000666:	3718      	adds	r7, #24
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20020000 	.word	0x20020000
 8000670:	00000400 	.word	0x00000400
 8000674:	20000088 	.word	0x20000088
 8000678:	200002c0 	.word	0x200002c0

0800067c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800067c:	480d      	ldr	r0, [pc, #52]	; (80006b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800067e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000680:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000684:	480c      	ldr	r0, [pc, #48]	; (80006b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000686:	490d      	ldr	r1, [pc, #52]	; (80006bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000688:	4a0d      	ldr	r2, [pc, #52]	; (80006c0 <LoopForever+0xe>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800068c:	e002      	b.n	8000694 <LoopCopyDataInit>

0800068e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800068e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000692:	3304      	adds	r3, #4

08000694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000698:	d3f9      	bcc.n	800068e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069a:	4a0a      	ldr	r2, [pc, #40]	; (80006c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800069c:	4c0a      	ldr	r4, [pc, #40]	; (80006c8 <LoopForever+0x16>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a0:	e001      	b.n	80006a6 <LoopFillZerobss>

080006a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a4:	3204      	adds	r2, #4

080006a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a8:	d3fb      	bcc.n	80006a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006aa:	f000 fe5f 	bl	800136c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ae:	f7ff fe67 	bl	8000380 <main>

080006b2 <LoopForever>:

LoopForever:
    b LoopForever
 80006b2:	e7fe      	b.n	80006b2 <LoopForever>
  ldr   r0, =_estack
 80006b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006bc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80006c0:	08002338 	.word	0x08002338
  ldr r2, =_sbss
 80006c4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80006c8:	200002bc 	.word	0x200002bc

080006cc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006cc:	e7fe      	b.n	80006cc <ADC_IRQHandler>
	...

080006d0 <SPI_PeripheralClockControl>:
 *
 *@Note					-
 *
 */
void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80006dc:	78fb      	ldrb	r3, [r7, #3]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d120      	bne.n	8000724 <SPI_PeripheralClockControl+0x54>
	{
		if(pSPIx == SPI1)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a22      	ldr	r2, [pc, #136]	; (8000770 <SPI_PeripheralClockControl+0xa0>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d106      	bne.n	80006f8 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80006ea:	4b22      	ldr	r3, [pc, #136]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 80006ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ee:	4a21      	ldr	r2, [pc, #132]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 80006f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006f4:	6453      	str	r3, [r2, #68]	; 0x44
		else if(pSPIx == SPI3)
		{
			SPI3_PCLK_DI();
		}
	}
}
 80006f6:	e035      	b.n	8000764 <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI2)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a1f      	ldr	r2, [pc, #124]	; (8000778 <SPI_PeripheralClockControl+0xa8>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d106      	bne.n	800070e <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 8000700:	4b1c      	ldr	r3, [pc, #112]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	4a1b      	ldr	r2, [pc, #108]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800070a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800070c:	e02a      	b.n	8000764 <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI3)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a1a      	ldr	r2, [pc, #104]	; (800077c <SPI_PeripheralClockControl+0xac>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d126      	bne.n	8000764 <SPI_PeripheralClockControl+0x94>
			SPI3_PCLK_EN();
 8000716:	4b17      	ldr	r3, [pc, #92]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	4a16      	ldr	r2, [pc, #88]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 800071c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000720:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000722:	e01f      	b.n	8000764 <SPI_PeripheralClockControl+0x94>
		if(pSPIx == SPI1)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a12      	ldr	r2, [pc, #72]	; (8000770 <SPI_PeripheralClockControl+0xa0>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d106      	bne.n	800073a <SPI_PeripheralClockControl+0x6a>
			SPI1_PCLK_DI();
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 800072e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000730:	4a10      	ldr	r2, [pc, #64]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000736:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000738:	e014      	b.n	8000764 <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI2)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a0e      	ldr	r2, [pc, #56]	; (8000778 <SPI_PeripheralClockControl+0xa8>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d106      	bne.n	8000750 <SPI_PeripheralClockControl+0x80>
			SPI2_PCLK_DI();
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000746:	4a0b      	ldr	r2, [pc, #44]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 8000748:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800074c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800074e:	e009      	b.n	8000764 <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI3)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a0a      	ldr	r2, [pc, #40]	; (800077c <SPI_PeripheralClockControl+0xac>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d105      	bne.n	8000764 <SPI_PeripheralClockControl+0x94>
			SPI3_PCLK_DI();
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075c:	4a05      	ldr	r2, [pc, #20]	; (8000774 <SPI_PeripheralClockControl+0xa4>)
 800075e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000762:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	40013000 	.word	0x40013000
 8000774:	40023800 	.word	0x40023800
 8000778:	40003800 	.word	0x40003800
 800077c:	40003c00 	.word	0x40003c00

08000780 <SPI_PeripheralControl>:
 *
 *@Note					-
 *
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d106      	bne.n	80007a0 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 800079e:	e005      	b.n	80007ac <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	601a      	str	r2, [r3, #0]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <SPI_SSOEConfig>:
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}

void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d106      	bne.n	80007d8 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	f043 0204 	orr.w	r2, r3, #4
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 80007d6:	e005      	b.n	80007e4 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f023 0204 	bic.w	r2, r3, #4
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	605a      	str	r2, [r3, #4]
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <SPI_Init>:
 *
 *@Note					-
 *
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	// peripheral clock enable
	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2101      	movs	r1, #1
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff66 	bl	80006d0 <SPI_PeripheralClockControl>

	// first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	60fb      	str	r3, [r7, #12]

	// 1. configure the device mode
	tempreg |= (pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	461a      	mov	r2, r3
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	4313      	orrs	r3, r2
 8000814:	60fb      	str	r3, [r7, #12]

	// 2. configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	795b      	ldrb	r3, [r3, #5]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d104      	bne.n	8000828 <SPI_Init+0x38>
	{
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	e014      	b.n	8000852 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	795b      	ldrb	r3, [r3, #5]
 800082c:	2b02      	cmp	r3, #2
 800082e:	d104      	bne.n	800083a <SPI_Init+0x4a>
	{
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	e00b      	b.n	8000852 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	795b      	ldrb	r3, [r3, #5]
 800083e:	2b03      	cmp	r3, #3
 8000840:	d107      	bne.n	8000852 <SPI_Init+0x62>
	{
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000848:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000850:	60fb      	str	r3, [r7, #12]
	}

	// 3.configure the spi serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	799b      	ldrb	r3, [r3, #6]
 8000856:	00db      	lsls	r3, r3, #3
 8000858:	461a      	mov	r2, r3
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	4313      	orrs	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]

	// 4. configure the DFF
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	79db      	ldrb	r3, [r3, #7]
 8000864:	02db      	lsls	r3, r3, #11
 8000866:	461a      	mov	r2, r3
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	4313      	orrs	r3, r2
 800086c:	60fb      	str	r3, [r7, #12]

	// 5. configure the CPOL
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	7a1b      	ldrb	r3, [r3, #8]
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	461a      	mov	r2, r3
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	4313      	orrs	r3, r2
 800087a:	60fb      	str	r3, [r7, #12]

	// 6. configure the CPHA
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	7a5b      	ldrb	r3, [r3, #9]
 8000880:	461a      	mov	r2, r3
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	4313      	orrs	r3, r2
 8000886:	60fb      	str	r3, [r7, #12]

	// 7. configure the SSM
	tempreg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	7a9b      	ldrb	r3, [r3, #10]
 800088c:	025b      	lsls	r3, r3, #9
 800088e:	461a      	mov	r2, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	4313      	orrs	r3, r2
 8000894:	60fb      	str	r3, [r7, #12]

	// storing the value in the register
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	601a      	str	r2, [r3, #0]
}
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <SPI_GetFlagStatus>:
		SPI3_REG_RESET();
	}
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 80008a6:	b480      	push	{r7}
 80008a8:	b083      	sub	sp, #12
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
 80008ae:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	689a      	ldr	r2, [r3, #8]
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	4013      	ands	r3, r2
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 80008bc:	2301      	movs	r3, #1
 80008be:	e000      	b.n	80008c2 <SPI_GetFlagStatus+0x1c>
	else
		return FLAG_RESET;
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr

080008ce <SPI_SendDataWithIT>:
		}
	}
}

uint8_t SPI_SendDataWithIT(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t len)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b087      	sub	sp, #28
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	60f8      	str	r0, [r7, #12]
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIHandle->TXState;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	7f1b      	ldrb	r3, [r3, #28]
 80008de:	75fb      	strb	r3, [r7, #23]

	if(state != SPI_BUSY_IN_TX)
 80008e0:	7dfb      	ldrb	r3, [r7, #23]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d010      	beq.n	8000908 <SPI_SendDataWithIT+0x3a>
	{
		// 1. Save the TX buffer address and Len information in some global variables
		pSPIHandle->pTxBuffer = pTxBuffer;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	68ba      	ldr	r2, [r7, #8]
 80008ea:	60da      	str	r2, [r3, #12]
		pSPIHandle->TXLen = len;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	615a      	str	r2, [r3, #20]

		// 2. Mark the SPI state as busy in transmission so that no ther code can take over the same SPI peripheral
		//    until transmission is over
		pSPIHandle->TXState = SPI_BUSY_IN_TX;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	2202      	movs	r2, #2
 80008f6:	771a      	strb	r2, [r3, #28]

		// 3. Enable the TXEIE control bit to get interrupt whenever TXE flag is in SR
		pSPIHandle->pSPIx->CR2 |= (1 << SPI_CR2_TXEIE);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	685a      	ldr	r2, [r3, #4]
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000906:	605a      	str	r2, [r3, #4]
	}

	// 4. Data transmission will be handled by the ISR code (will implement later)

	return state;
 8000908:	7dfb      	ldrb	r3, [r7, #23]
}
 800090a:	4618      	mov	r0, r3
 800090c:	371c      	adds	r7, #28
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <SPI_RecieveDataWithIT>:
		}
	}
}

uint8_t SPI_RecieveDataWithIT(SPI_Handle_t *pSPIHandle, uint8_t *pRxBuffer, uint32_t len)
{
 8000916:	b480      	push	{r7}
 8000918:	b087      	sub	sp, #28
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIHandle->RXState;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	7f5b      	ldrb	r3, [r3, #29]
 8000926:	75fb      	strb	r3, [r7, #23]

	if(state != SPI_BUSY_IN_RX)
 8000928:	7dfb      	ldrb	r3, [r7, #23]
 800092a:	2b01      	cmp	r3, #1
 800092c:	d010      	beq.n	8000950 <SPI_RecieveDataWithIT+0x3a>
	{
		// 1. Save the TX buffer address and Len information in some global variables
		pSPIHandle->pRxBuffer = pRxBuffer;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	68ba      	ldr	r2, [r7, #8]
 8000932:	611a      	str	r2, [r3, #16]
		pSPIHandle->RXLen = len;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	619a      	str	r2, [r3, #24]

		// 2. Mark the SPI state as busy in transmission so that no ther code can take over the same SPI peripheral
		//    until transmission is over
		pSPIHandle->RXState = SPI_BUSY_IN_RX;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2201      	movs	r2, #1
 800093e:	775a      	strb	r2, [r3, #29]

		// 3. Enable the TXEIE control bit to get interrupt whenever TXE flag is in SR
		pSPIHandle->pSPIx->CR2 |= (1 << SPI_CR2_RXNEIE);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800094e:	605a      	str	r2, [r3, #4]
	}

	// 4. Data transmission will be handled by the ISR code (will implement later)

	return state;
 8000950:	7dfb      	ldrb	r3, [r7, #23]
}
 8000952:	4618      	mov	r0, r3
 8000954:	371c      	adds	r7, #28
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
	...

08000960 <SPI_IRQInterruptConfig>:
 *
 *@Note					-
 *
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	460a      	mov	r2, r1
 800096a:	71fb      	strb	r3, [r7, #7]
 800096c:	4613      	mov	r3, r2
 800096e:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d133      	bne.n	80009de <SPI_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	2b1f      	cmp	r3, #31
 800097a:	d80a      	bhi.n	8000992 <SPI_IRQInterruptConfig+0x32>
		{
			// program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 800097c:	4b35      	ldr	r3, [pc, #212]	; (8000a54 <SPI_IRQInterruptConfig+0xf4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	79fa      	ldrb	r2, [r7, #7]
 8000982:	2101      	movs	r1, #1
 8000984:	fa01 f202 	lsl.w	r2, r1, r2
 8000988:	4611      	mov	r1, r2
 800098a:	4a32      	ldr	r2, [pc, #200]	; (8000a54 <SPI_IRQInterruptConfig+0xf4>)
 800098c:	430b      	orrs	r3, r1
 800098e:	6013      	str	r3, [r2, #0]
			// program ISER2 register
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
		}
	}

}
 8000990:	e059      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	2b1f      	cmp	r3, #31
 8000996:	d90f      	bls.n	80009b8 <SPI_IRQInterruptConfig+0x58>
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	2b3f      	cmp	r3, #63	; 0x3f
 800099c:	d80c      	bhi.n	80009b8 <SPI_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800099e:	4b2e      	ldr	r3, [pc, #184]	; (8000a58 <SPI_IRQInterruptConfig+0xf8>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	79fa      	ldrb	r2, [r7, #7]
 80009a4:	f002 021f 	and.w	r2, r2, #31
 80009a8:	2101      	movs	r1, #1
 80009aa:	fa01 f202 	lsl.w	r2, r1, r2
 80009ae:	4611      	mov	r1, r2
 80009b0:	4a29      	ldr	r2, [pc, #164]	; (8000a58 <SPI_IRQInterruptConfig+0xf8>)
 80009b2:	430b      	orrs	r3, r1
 80009b4:	6013      	str	r3, [r2, #0]
 80009b6:	e046      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	2b3f      	cmp	r3, #63	; 0x3f
 80009bc:	d943      	bls.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	2b5f      	cmp	r3, #95	; 0x5f
 80009c2:	d840      	bhi.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 80009c4:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <SPI_IRQInterruptConfig+0xfc>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	79fa      	ldrb	r2, [r7, #7]
 80009ca:	f002 021f 	and.w	r2, r2, #31
 80009ce:	2101      	movs	r1, #1
 80009d0:	fa01 f202 	lsl.w	r2, r1, r2
 80009d4:	4611      	mov	r1, r2
 80009d6:	4a21      	ldr	r2, [pc, #132]	; (8000a5c <SPI_IRQInterruptConfig+0xfc>)
 80009d8:	430b      	orrs	r3, r1
 80009da:	6013      	str	r3, [r2, #0]
}
 80009dc:	e033      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b1f      	cmp	r3, #31
 80009e2:	d80a      	bhi.n	80009fa <SPI_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80009e4:	4b1e      	ldr	r3, [pc, #120]	; (8000a60 <SPI_IRQInterruptConfig+0x100>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	79fa      	ldrb	r2, [r7, #7]
 80009ea:	2101      	movs	r1, #1
 80009ec:	fa01 f202 	lsl.w	r2, r1, r2
 80009f0:	4611      	mov	r1, r2
 80009f2:	4a1b      	ldr	r2, [pc, #108]	; (8000a60 <SPI_IRQInterruptConfig+0x100>)
 80009f4:	430b      	orrs	r3, r1
 80009f6:	6013      	str	r3, [r2, #0]
}
 80009f8:	e025      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	2b1f      	cmp	r3, #31
 80009fe:	d90f      	bls.n	8000a20 <SPI_IRQInterruptConfig+0xc0>
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b3f      	cmp	r3, #63	; 0x3f
 8000a04:	d80c      	bhi.n	8000a20 <SPI_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <SPI_IRQInterruptConfig+0x104>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	79fa      	ldrb	r2, [r7, #7]
 8000a0c:	f002 021f 	and.w	r2, r2, #31
 8000a10:	2101      	movs	r1, #1
 8000a12:	fa01 f202 	lsl.w	r2, r1, r2
 8000a16:	4611      	mov	r1, r2
 8000a18:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <SPI_IRQInterruptConfig+0x104>)
 8000a1a:	430b      	orrs	r3, r1
 8000a1c:	6013      	str	r3, [r2, #0]
 8000a1e:	e012      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2b3f      	cmp	r3, #63	; 0x3f
 8000a24:	d90f      	bls.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	2b5f      	cmp	r3, #95	; 0x5f
 8000a2a:	d80c      	bhi.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
 8000a2c:	4b0d      	ldr	r3, [pc, #52]	; (8000a64 <SPI_IRQInterruptConfig+0x104>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	79fa      	ldrb	r2, [r7, #7]
 8000a32:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000a36:	2101      	movs	r1, #1
 8000a38:	fa01 f202 	lsl.w	r2, r1, r2
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4a09      	ldr	r2, [pc, #36]	; (8000a64 <SPI_IRQInterruptConfig+0x104>)
 8000a40:	430b      	orrs	r3, r1
 8000a42:	6013      	str	r3, [r2, #0]
}
 8000a44:	e7ff      	b.n	8000a46 <SPI_IRQInterruptConfig+0xe6>
 8000a46:	bf00      	nop
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	e000e100 	.word	0xe000e100
 8000a58:	e000e104 	.word	0xe000e104
 8000a5c:	e000e108 	.word	0xe000e108
 8000a60:	e000e180 	.word	0xe000e180
 8000a64:	e000e184 	.word	0xe000e184

08000a68 <spi_txe_interrupt_handle>:
 *@Note					-
 *
 */

static void spi_txe_interrupt_handle(SPI_Handle_t *pHandle)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	//  check the DFF bit in CR1
	if(pHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF))
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d010      	beq.n	8000aa0 <spi_txe_interrupt_handle+0x38>
	{
		// 16 BIT DFF
		// 1. load the data in to the DR
		pHandle->pSPIx->DR = *((uint16_t*)pHandle->pTxBuffer);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	68db      	ldr	r3, [r3, #12]
 8000a82:	881a      	ldrh	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	60da      	str	r2, [r3, #12]
		(uint16_t*)pHandle->pTxBuffer++;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	1c5a      	adds	r2, r3, #1
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	60da      	str	r2, [r3, #12]
		pHandle->TXLen -= 2;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	695b      	ldr	r3, [r3, #20]
 8000a98:	1e9a      	subs	r2, r3, #2
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	615a      	str	r2, [r3, #20]
 8000a9e:	e00f      	b.n	8000ac0 <spi_txe_interrupt_handle+0x58>
	}
	else
	{
		// 8 BIT DFF
		pHandle->pSPIx->DR = *pHandle->pTxBuffer;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	781a      	ldrb	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	60da      	str	r2, [r3, #12]
		pHandle->pTxBuffer++;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	1c5a      	adds	r2, r3, #1
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	60da      	str	r2, [r3, #12]
		pHandle->TXLen--;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	1e5a      	subs	r2, r3, #1
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	615a      	str	r2, [r3, #20]
	}

	if(! pHandle->TXLen)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d106      	bne.n	8000ad6 <spi_txe_interrupt_handle+0x6e>
	{
		//TXLen is zero, so close the spi transmission and inform the application that TX is over

		// this prevents interrupts from setting up of the TXE flag
		SPI_CLoseTransmission(pHandle);
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f000 f8aa 	bl	8000c22 <SPI_CLoseTransmission>

		SPI_ApplicationEventCallback(pHandle, SPI_EVENT_TX_CMPLT);
 8000ace:	2101      	movs	r1, #1
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff fcc3 	bl	800045c <SPI_ApplicationEventCallback>
	}
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <spi_rxne_interrupt_handle>:
static void spi_rxne_interrupt_handle(SPI_Handle_t *pHandle)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
	//  check the DFF bit in CR1
	if(pHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d011      	beq.n	8000b18 <spi_rxne_interrupt_handle+0x3a>
	{
		// 16 BIT DFF
		// 1. load the data from DR to buffer
		*((uint16_t*)pHandle->pRxBuffer) = pHandle->pSPIx->DR;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	68da      	ldr	r2, [r3, #12]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	691b      	ldr	r3, [r3, #16]
 8000afe:	b292      	uxth	r2, r2
 8000b00:	801a      	strh	r2, [r3, #0]
		(uint16_t*)pHandle->pRxBuffer++;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	691b      	ldr	r3, [r3, #16]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	611a      	str	r2, [r3, #16]
		pHandle->RXLen -= 2;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	1e9a      	subs	r2, r3, #2
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	619a      	str	r2, [r3, #24]
 8000b16:	e010      	b.n	8000b3a <spi_rxne_interrupt_handle+0x5c>
	}
	else
	{
		// 8 BIT DFF
		*pHandle->pRxBuffer = pHandle->pSPIx->DR;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	68da      	ldr	r2, [r3, #12]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	691b      	ldr	r3, [r3, #16]
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	701a      	strb	r2, [r3, #0]
		pHandle->pRxBuffer++;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	691b      	ldr	r3, [r3, #16]
 8000b2a:	1c5a      	adds	r2, r3, #1
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	611a      	str	r2, [r3, #16]
		pHandle->RXLen--;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	1e5a      	subs	r2, r3, #1
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	619a      	str	r2, [r3, #24]
	}

	if(! pHandle->RXLen)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d106      	bne.n	8000b50 <spi_rxne_interrupt_handle+0x72>
	{
		//RXLen is zero, so close the spi reception and inform the application that TX is over

		// this prevents interrupts from setting up of the RXNE flag
		SPI_CLoseReception(pHandle);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 f888 	bl	8000c58 <SPI_CLoseReception>

		SPI_ApplicationEventCallback(pHandle, SPI_EVENT_RX_CMPLT);
 8000b48:	2102      	movs	r1, #2
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff fc86 	bl	800045c <SPI_ApplicationEventCallback>
	}
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <spi_ovr_err_interrupt_handle>:
static void spi_ovr_err_interrupt_handle(SPI_Handle_t *pHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	uint8_t temp;
	// 1. Clear the ove flag
	if(pHandle->TXState!= SPI_BUSY_IN_TX)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	7f1b      	ldrb	r3, [r3, #28]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d007      	beq.n	8000b78 <spi_ovr_err_interrupt_handle+0x20>
	{
		temp = pHandle->pSPIx->DR;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	73fb      	strb	r3, [r7, #15]
		temp = pHandle->pSPIx->SR;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	73fb      	strb	r3, [r7, #15]
	}
	(void)temp;

	// 2. inform the application
	SPI_ApplicationEventCallback(pHandle, SPI_EVENT_OVR_ERR);
 8000b78:	2103      	movs	r1, #3
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff fc6e 	bl	800045c <SPI_ApplicationEventCallback>
}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <SPI_IRQHandling>:

void SPI_IRQHandling(SPI_Handle_t *pHandle)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	uint8_t temp1, temp2;
	// first lets check for TXE
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_TXE);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	f003 0302 	and.w	r3, r3, #2
 8000b9c:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_TXEIE);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000baa:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2)
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d005      	beq.n	8000bbe <SPI_IRQHandling+0x36>
 8000bb2:	7bbb      	ldrb	r3, [r7, #14]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d002      	beq.n	8000bbe <SPI_IRQHandling+0x36>
	{
		// handle TXE
		spi_txe_interrupt_handle(pHandle);
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff ff55 	bl	8000a68 <spi_txe_interrupt_handle>
	}

	// check for RXNE
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_RXNE);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_RXNEIE);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bd8:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d005      	beq.n	8000bec <SPI_IRQHandling+0x64>
 8000be0:	7bbb      	ldrb	r3, [r7, #14]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d002      	beq.n	8000bec <SPI_IRQHandling+0x64>
	{
		// handle RXNE
		spi_rxne_interrupt_handle(pHandle);
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff ff79 	bl	8000ade <spi_rxne_interrupt_handle>
	}

	// check for ovr flag
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_OVR);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bf8:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_ERRIE);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	f003 0320 	and.w	r3, r3, #32
 8000c06:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8000c08:	7bfb      	ldrb	r3, [r7, #15]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d005      	beq.n	8000c1a <SPI_IRQHandling+0x92>
 8000c0e:	7bbb      	ldrb	r3, [r7, #14]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <SPI_IRQHandling+0x92>
	{
		// handle RXNE
		spi_ovr_err_interrupt_handle(pHandle);
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f7ff ff9f 	bl	8000b58 <spi_ovr_err_interrupt_handle>
	}
}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <SPI_CLoseTransmission>:
	temp = pSPIx->SR;
	(void)temp;
}

void SPI_CLoseTransmission(SPI_Handle_t *pSPIHandle)
{
 8000c22:	b480      	push	{r7}
 8000c24:	b083      	sub	sp, #12
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_TXEIE);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c38:	605a      	str	r2, [r3, #4]
	pSPIHandle->pTxBuffer = NULL;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	60da      	str	r2, [r3, #12]
	pSPIHandle->TXLen = 0;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2200      	movs	r2, #0
 8000c44:	615a      	str	r2, [r3, #20]
	pSPIHandle->TXState = SPI_READY;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	771a      	strb	r2, [r3, #28]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <SPI_CLoseReception>:

void SPI_CLoseReception(SPI_Handle_t *pSPIHandle)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_RXNEIE);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	685a      	ldr	r2, [r3, #4]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c6e:	605a      	str	r2, [r3, #4]
	pSPIHandle->pRxBuffer = NULL;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
	pSPIHandle->RXLen = 0;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
	pSPIHandle->RXState = SPI_READY;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	775a      	strb	r2, [r3, #29]
}
 8000c82:	bf00      	nop
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
	...

08000c90 <GPIO_PeripheralClockControl>:
 *
 *@Note					- none
 *
 */
void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	460b      	mov	r3, r1
 8000c9a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c9c:	78fb      	ldrb	r3, [r7, #3]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d162      	bne.n	8000d68 <GPIO_PeripheralClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a64      	ldr	r2, [pc, #400]	; (8000e38 <GPIO_PeripheralClockControl+0x1a8>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d106      	bne.n	8000cb8 <GPIO_PeripheralClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000caa:	4b64      	ldr	r3, [pc, #400]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a63      	ldr	r2, [pc, #396]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 8000cb6:	e0b9      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a61      	ldr	r2, [pc, #388]	; (8000e40 <GPIO_PeripheralClockControl+0x1b0>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d106      	bne.n	8000cce <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000cc0:	4b5e      	ldr	r3, [pc, #376]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc4:	4a5d      	ldr	r2, [pc, #372]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cc6:	f043 0302 	orr.w	r3, r3, #2
 8000cca:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ccc:	e0ae      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a5c      	ldr	r2, [pc, #368]	; (8000e44 <GPIO_PeripheralClockControl+0x1b4>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d106      	bne.n	8000ce4 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000cd6:	4b59      	ldr	r3, [pc, #356]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a58      	ldr	r2, [pc, #352]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cdc:	f043 0304 	orr.w	r3, r3, #4
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ce2:	e0a3      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a58      	ldr	r2, [pc, #352]	; (8000e48 <GPIO_PeripheralClockControl+0x1b8>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d106      	bne.n	8000cfa <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000cec:	4b53      	ldr	r3, [pc, #332]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf0:	4a52      	ldr	r2, [pc, #328]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000cf2:	f043 0308 	orr.w	r3, r3, #8
 8000cf6:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000cf8:	e098      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4a53      	ldr	r2, [pc, #332]	; (8000e4c <GPIO_PeripheralClockControl+0x1bc>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d106      	bne.n	8000d10 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 8000d02:	4b4e      	ldr	r3, [pc, #312]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a4d      	ldr	r2, [pc, #308]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d08:	f043 0310 	orr.w	r3, r3, #16
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d0e:	e08d      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4a4f      	ldr	r2, [pc, #316]	; (8000e50 <GPIO_PeripheralClockControl+0x1c0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d106      	bne.n	8000d26 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 8000d18:	4b48      	ldr	r3, [pc, #288]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1c:	4a47      	ldr	r2, [pc, #284]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d24:	e082      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a4a      	ldr	r2, [pc, #296]	; (8000e54 <GPIO_PeripheralClockControl+0x1c4>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d106      	bne.n	8000d3c <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000d2e:	4b43      	ldr	r3, [pc, #268]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a42      	ldr	r2, [pc, #264]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d3a:	e077      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a46      	ldr	r2, [pc, #280]	; (8000e58 <GPIO_PeripheralClockControl+0x1c8>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d106      	bne.n	8000d52 <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000d44:	4b3d      	ldr	r3, [pc, #244]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d48:	4a3c      	ldr	r2, [pc, #240]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d4e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d50:	e06c      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a41      	ldr	r2, [pc, #260]	; (8000e5c <GPIO_PeripheralClockControl+0x1cc>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d168      	bne.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000d5a:	4b38      	ldr	r3, [pc, #224]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a37      	ldr	r2, [pc, #220]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d66:	e061      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a33      	ldr	r2, [pc, #204]	; (8000e38 <GPIO_PeripheralClockControl+0x1a8>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d106      	bne.n	8000d7e <GPIO_PeripheralClockControl+0xee>
			GPIOA_PCLK_DI();
 8000d70:	4b32      	ldr	r3, [pc, #200]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d74:	4a31      	ldr	r2, [pc, #196]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d76:	f023 0301 	bic.w	r3, r3, #1
 8000d7a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d7c:	e056      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4a2f      	ldr	r2, [pc, #188]	; (8000e40 <GPIO_PeripheralClockControl+0x1b0>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d106      	bne.n	8000d94 <GPIO_PeripheralClockControl+0x104>
			GPIOB_PCLK_DI();
 8000d86:	4b2d      	ldr	r3, [pc, #180]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a2c      	ldr	r2, [pc, #176]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d8c:	f023 0302 	bic.w	r3, r3, #2
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d92:	e04b      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a2b      	ldr	r2, [pc, #172]	; (8000e44 <GPIO_PeripheralClockControl+0x1b4>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d106      	bne.n	8000daa <GPIO_PeripheralClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000d9c:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da0:	4a26      	ldr	r2, [pc, #152]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000da2:	f023 0304 	bic.w	r3, r3, #4
 8000da6:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000da8:	e040      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a26      	ldr	r2, [pc, #152]	; (8000e48 <GPIO_PeripheralClockControl+0x1b8>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d106      	bne.n	8000dc0 <GPIO_PeripheralClockControl+0x130>
			GPIOD_PCLK_DI();
 8000db2:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a21      	ldr	r2, [pc, #132]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000db8:	f023 0308 	bic.w	r3, r3, #8
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000dbe:	e035      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a22      	ldr	r2, [pc, #136]	; (8000e4c <GPIO_PeripheralClockControl+0x1bc>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d106      	bne.n	8000dd6 <GPIO_PeripheralClockControl+0x146>
			GPIOE_PCLK_DI();
 8000dc8:	4b1c      	ldr	r3, [pc, #112]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dcc:	4a1b      	ldr	r2, [pc, #108]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000dce:	f023 0310 	bic.w	r3, r3, #16
 8000dd2:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000dd4:	e02a      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a1d      	ldr	r2, [pc, #116]	; (8000e50 <GPIO_PeripheralClockControl+0x1c0>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d106      	bne.n	8000dec <GPIO_PeripheralClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000dde:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a16      	ldr	r2, [pc, #88]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000de4:	f023 0320 	bic.w	r3, r3, #32
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000dea:	e01f      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a19      	ldr	r2, [pc, #100]	; (8000e54 <GPIO_PeripheralClockControl+0x1c4>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d106      	bne.n	8000e02 <GPIO_PeripheralClockControl+0x172>
			GPIOG_PCLK_DI();
 8000df4:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df8:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000dfe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000e00:	e014      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a14      	ldr	r2, [pc, #80]	; (8000e58 <GPIO_PeripheralClockControl+0x1c8>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d106      	bne.n	8000e18 <GPIO_PeripheralClockControl+0x188>
			GPIOH_PCLK_DI();
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000e10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000e14:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000e16:	e009      	b.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4a10      	ldr	r2, [pc, #64]	; (8000e5c <GPIO_PeripheralClockControl+0x1cc>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d105      	bne.n	8000e2c <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e24:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <GPIO_PeripheralClockControl+0x1ac>)
 8000e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e2a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	40020000 	.word	0x40020000
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40020400 	.word	0x40020400
 8000e44:	40020800 	.word	0x40020800
 8000e48:	40020c00 	.word	0x40020c00
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40021400 	.word	0x40021400
 8000e54:	40021800 	.word	0x40021800
 8000e58:	40021c00 	.word	0x40021c00
 8000e5c:	40022000 	.word	0x40022000

08000e60 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temp register
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

	// enable the peripheral clock
	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2101      	movs	r1, #1
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ff0c 	bl	8000c90 <GPIO_PeripheralClockControl>

	// 1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	795b      	ldrb	r3, [r3, #5]
 8000e7c:	2b03      	cmp	r3, #3
 8000e7e:	d820      	bhi.n	8000ec2 <GPIO_Init+0x62>
	{
		// the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	795b      	ldrb	r3, [r3, #5]
 8000e84:	461a      	mov	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	791b      	ldrb	r3, [r3, #4]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	791b      	ldrb	r3, [r3, #4]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2103      	movs	r1, #3
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	400a      	ands	r2, r1
 8000eae:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;	// setting
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	6819      	ldr	r1, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	e0c1      	b.n	8001046 <GPIO_Init+0x1e6>

	}
	else
	{
		// this part will code later (interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	795b      	ldrb	r3, [r3, #5]
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	d117      	bne.n	8000efa <GPIO_Init+0x9a>
		{
			// 1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000eca:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <GPIO_Init+0x188>)
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	7912      	ldrb	r2, [r2, #4]
 8000ed2:	4611      	mov	r1, r2
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	408a      	lsls	r2, r1
 8000ed8:	4611      	mov	r1, r2
 8000eda:	4a43      	ldr	r2, [pc, #268]	; (8000fe8 <GPIO_Init+0x188>)
 8000edc:	430b      	orrs	r3, r1
 8000ede:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ee0:	4b41      	ldr	r3, [pc, #260]	; (8000fe8 <GPIO_Init+0x188>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	7912      	ldrb	r2, [r2, #4]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	2201      	movs	r2, #1
 8000eec:	408a      	lsls	r2, r1
 8000eee:	43d2      	mvns	r2, r2
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4a3d      	ldr	r2, [pc, #244]	; (8000fe8 <GPIO_Init+0x188>)
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	6093      	str	r3, [r2, #8]
 8000ef8:	e035      	b.n	8000f66 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	795b      	ldrb	r3, [r3, #5]
 8000efe:	2b05      	cmp	r3, #5
 8000f00:	d117      	bne.n	8000f32 <GPIO_Init+0xd2>
		{
			// 1. configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f02:	4b39      	ldr	r3, [pc, #228]	; (8000fe8 <GPIO_Init+0x188>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	7912      	ldrb	r2, [r2, #4]
 8000f0a:	4611      	mov	r1, r2
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	408a      	lsls	r2, r1
 8000f10:	4611      	mov	r1, r2
 8000f12:	4a35      	ldr	r2, [pc, #212]	; (8000fe8 <GPIO_Init+0x188>)
 8000f14:	430b      	orrs	r3, r1
 8000f16:	6093      	str	r3, [r2, #8]
			// Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f18:	4b33      	ldr	r3, [pc, #204]	; (8000fe8 <GPIO_Init+0x188>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	7912      	ldrb	r2, [r2, #4]
 8000f20:	4611      	mov	r1, r2
 8000f22:	2201      	movs	r2, #1
 8000f24:	408a      	lsls	r2, r1
 8000f26:	43d2      	mvns	r2, r2
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4a2f      	ldr	r2, [pc, #188]	; (8000fe8 <GPIO_Init+0x188>)
 8000f2c:	400b      	ands	r3, r1
 8000f2e:	60d3      	str	r3, [r2, #12]
 8000f30:	e019      	b.n	8000f66 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	795b      	ldrb	r3, [r3, #5]
 8000f36:	2b06      	cmp	r3, #6
 8000f38:	d115      	bne.n	8000f66 <GPIO_Init+0x106>
		{
			// 1. configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f3a:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <GPIO_Init+0x188>)
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	7912      	ldrb	r2, [r2, #4]
 8000f42:	4611      	mov	r1, r2
 8000f44:	2201      	movs	r2, #1
 8000f46:	408a      	lsls	r2, r1
 8000f48:	4611      	mov	r1, r2
 8000f4a:	4a27      	ldr	r2, [pc, #156]	; (8000fe8 <GPIO_Init+0x188>)
 8000f4c:	430b      	orrs	r3, r1
 8000f4e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f50:	4b25      	ldr	r3, [pc, #148]	; (8000fe8 <GPIO_Init+0x188>)
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	7912      	ldrb	r2, [r2, #4]
 8000f58:	4611      	mov	r1, r2
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	408a      	lsls	r2, r1
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4a21      	ldr	r2, [pc, #132]	; (8000fe8 <GPIO_Init+0x188>)
 8000f62:	430b      	orrs	r3, r1
 8000f64:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	791b      	ldrb	r3, [r3, #4]
 8000f6a:	089b      	lsrs	r3, r3, #2
 8000f6c:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	791b      	ldrb	r3, [r3, #4]
 8000f72:	f003 0303 	and.w	r3, r3, #3
 8000f76:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1b      	ldr	r2, [pc, #108]	; (8000fec <GPIO_Init+0x18c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d044      	beq.n	800100c <GPIO_Init+0x1ac>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <GPIO_Init+0x190>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d02b      	beq.n	8000fe4 <GPIO_Init+0x184>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a18      	ldr	r2, [pc, #96]	; (8000ff4 <GPIO_Init+0x194>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d024      	beq.n	8000fe0 <GPIO_Init+0x180>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a17      	ldr	r2, [pc, #92]	; (8000ff8 <GPIO_Init+0x198>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d01d      	beq.n	8000fdc <GPIO_Init+0x17c>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a15      	ldr	r2, [pc, #84]	; (8000ffc <GPIO_Init+0x19c>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d016      	beq.n	8000fd8 <GPIO_Init+0x178>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a14      	ldr	r2, [pc, #80]	; (8001000 <GPIO_Init+0x1a0>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d00f      	beq.n	8000fd4 <GPIO_Init+0x174>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a12      	ldr	r2, [pc, #72]	; (8001004 <GPIO_Init+0x1a4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d008      	beq.n	8000fd0 <GPIO_Init+0x170>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a11      	ldr	r2, [pc, #68]	; (8001008 <GPIO_Init+0x1a8>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d101      	bne.n	8000fcc <GPIO_Init+0x16c>
 8000fc8:	2307      	movs	r3, #7
 8000fca:	e020      	b.n	800100e <GPIO_Init+0x1ae>
 8000fcc:	2308      	movs	r3, #8
 8000fce:	e01e      	b.n	800100e <GPIO_Init+0x1ae>
 8000fd0:	2306      	movs	r3, #6
 8000fd2:	e01c      	b.n	800100e <GPIO_Init+0x1ae>
 8000fd4:	2305      	movs	r3, #5
 8000fd6:	e01a      	b.n	800100e <GPIO_Init+0x1ae>
 8000fd8:	2304      	movs	r3, #4
 8000fda:	e018      	b.n	800100e <GPIO_Init+0x1ae>
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e016      	b.n	800100e <GPIO_Init+0x1ae>
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	e014      	b.n	800100e <GPIO_Init+0x1ae>
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e012      	b.n	800100e <GPIO_Init+0x1ae>
 8000fe8:	40013c00 	.word	0x40013c00
 8000fec:	40020000 	.word	0x40020000
 8000ff0:	40020400 	.word	0x40020400
 8000ff4:	40020800 	.word	0x40020800
 8000ff8:	40020c00 	.word	0x40020c00
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40021400 	.word	0x40021400
 8001004:	40021800 	.word	0x40021800
 8001008:	40021c00 	.word	0x40021c00
 800100c:	2300      	movs	r3, #0
 800100e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8001010:	4b5c      	ldr	r3, [pc, #368]	; (8001184 <GPIO_Init+0x324>)
 8001012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001014:	4a5b      	ldr	r2, [pc, #364]	; (8001184 <GPIO_Init+0x324>)
 8001016:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800101a:	6453      	str	r3, [r2, #68]	; 0x44
		SYS_CFG->EXTICR[temp1] = portcode << (temp2 * 4);
 800101c:	7c7a      	ldrb	r2, [r7, #17]
 800101e:	7cbb      	ldrb	r3, [r7, #18]
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	fa02 f103 	lsl.w	r1, r2, r3
 8001026:	4a58      	ldr	r2, [pc, #352]	; (8001188 <GPIO_Init+0x328>)
 8001028:	7cfb      	ldrb	r3, [r7, #19]
 800102a:	3302      	adds	r3, #2
 800102c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8001030:	4b56      	ldr	r3, [pc, #344]	; (800118c <GPIO_Init+0x32c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	7912      	ldrb	r2, [r2, #4]
 8001038:	4611      	mov	r1, r2
 800103a:	2201      	movs	r2, #1
 800103c:	408a      	lsls	r2, r1
 800103e:	4611      	mov	r1, r2
 8001040:	4a52      	ldr	r2, [pc, #328]	; (800118c <GPIO_Init+0x32c>)
 8001042:	430b      	orrs	r3, r1
 8001044:	6013      	str	r3, [r2, #0]
	}

	// 2. configure the speed
	temp = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	799b      	ldrb	r3, [r3, #6]
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	791b      	ldrb	r3, [r3, #4]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	791b      	ldrb	r3, [r3, #4]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	2103      	movs	r1, #3
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	4619      	mov	r1, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	400a      	ands	r2, r1
 8001078:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;	// setting
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	6899      	ldr	r1, [r3, #8]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	430a      	orrs	r2, r1
 8001088:	609a      	str	r2, [r3, #8]

	// 3. configure the pupd settings
	temp = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	79db      	ldrb	r3, [r3, #7]
 8001092:	461a      	mov	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	791b      	ldrb	r3, [r3, #4]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	68da      	ldr	r2, [r3, #12]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	791b      	ldrb	r3, [r3, #4]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	2103      	movs	r1, #3
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	4619      	mov	r1, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	400a      	ands	r2, r1
 80010bc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;	// setting
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	68d9      	ldr	r1, [r3, #12]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	697a      	ldr	r2, [r7, #20]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	60da      	str	r2, [r3, #12]


	// 4. configure the optype
	temp = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7a1b      	ldrb	r3, [r3, #8]
 80010d6:	461a      	mov	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	791b      	ldrb	r3, [r3, #4]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x01 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	791b      	ldrb	r3, [r3, #4]
 80010ec:	4619      	mov	r1, r3
 80010ee:	2301      	movs	r3, #1
 80010f0:	408b      	lsls	r3, r1
 80010f2:	43db      	mvns	r3, r3
 80010f4:	4619      	mov	r1, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	400a      	ands	r2, r1
 80010fc:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;	// setting
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	6859      	ldr	r1, [r3, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	430a      	orrs	r2, r1
 800110c:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	795b      	ldrb	r3, [r3, #5]
 8001112:	2b02      	cmp	r3, #2
 8001114:	d131      	bne.n	800117a <GPIO_Init+0x31a>
	{
		// configure the alt function register
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	791b      	ldrb	r3, [r3, #4]
 800111a:	08db      	lsrs	r3, r3, #3
 800111c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	791b      	ldrb	r3, [r3, #4]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	7c3a      	ldrb	r2, [r7, #16]
 800112e:	3208      	adds	r2, #8
 8001130:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	4618      	mov	r0, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	7c3a      	ldrb	r2, [r7, #16]
 8001148:	4001      	ands	r1, r0
 800114a:	3208      	adds	r2, #8
 800114c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2); // setting
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	7c3a      	ldrb	r2, [r7, #16]
 8001156:	3208      	adds	r2, #8
 8001158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7a5b      	ldrb	r3, [r3, #9]
 8001160:	461a      	mov	r2, r3
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	4618      	mov	r0, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	7c3a      	ldrb	r2, [r7, #16]
 8001172:	4301      	orrs	r1, r0
 8001174:	3208      	adds	r2, #8
 8001176:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800
 8001188:	40013800 	.word	0x40013800
 800118c:	40013c00 	.word	0x40013c00

08001190 <GPIO_IRQInterruptConfig>:

/*
 * IRQ COnfiguration and ISR Handling
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	460a      	mov	r2, r1
 800119a:	71fb      	strb	r3, [r7, #7]
 800119c:	4613      	mov	r3, r2
 800119e:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d133      	bne.n	800120e <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b1f      	cmp	r3, #31
 80011aa:	d80a      	bhi.n	80011c2 <GPIO_IRQInterruptConfig+0x32>
		{
			// program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 80011ac:	4b35      	ldr	r3, [pc, #212]	; (8001284 <GPIO_IRQInterruptConfig+0xf4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	79fa      	ldrb	r2, [r7, #7]
 80011b2:	2101      	movs	r1, #1
 80011b4:	fa01 f202 	lsl.w	r2, r1, r2
 80011b8:	4611      	mov	r1, r2
 80011ba:	4a32      	ldr	r2, [pc, #200]	; (8001284 <GPIO_IRQInterruptConfig+0xf4>)
 80011bc:	430b      	orrs	r3, r1
 80011be:	6013      	str	r3, [r2, #0]
		{
			// program ISER2 register
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
		}
	}
}
 80011c0:	e059      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	2b1f      	cmp	r3, #31
 80011c6:	d90f      	bls.n	80011e8 <GPIO_IRQInterruptConfig+0x58>
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	2b3f      	cmp	r3, #63	; 0x3f
 80011cc:	d80c      	bhi.n	80011e8 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 80011ce:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <GPIO_IRQInterruptConfig+0xf8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	79fa      	ldrb	r2, [r7, #7]
 80011d4:	f002 021f 	and.w	r2, r2, #31
 80011d8:	2101      	movs	r1, #1
 80011da:	fa01 f202 	lsl.w	r2, r1, r2
 80011de:	4611      	mov	r1, r2
 80011e0:	4a29      	ldr	r2, [pc, #164]	; (8001288 <GPIO_IRQInterruptConfig+0xf8>)
 80011e2:	430b      	orrs	r3, r1
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	e046      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b3f      	cmp	r3, #63	; 0x3f
 80011ec:	d943      	bls.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b5f      	cmp	r3, #95	; 0x5f
 80011f2:	d840      	bhi.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 80011f4:	4b25      	ldr	r3, [pc, #148]	; (800128c <GPIO_IRQInterruptConfig+0xfc>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	79fa      	ldrb	r2, [r7, #7]
 80011fa:	f002 021f 	and.w	r2, r2, #31
 80011fe:	2101      	movs	r1, #1
 8001200:	fa01 f202 	lsl.w	r2, r1, r2
 8001204:	4611      	mov	r1, r2
 8001206:	4a21      	ldr	r2, [pc, #132]	; (800128c <GPIO_IRQInterruptConfig+0xfc>)
 8001208:	430b      	orrs	r3, r1
 800120a:	6013      	str	r3, [r2, #0]
}
 800120c:	e033      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b1f      	cmp	r3, #31
 8001212:	d80a      	bhi.n	800122a <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8001214:	4b1e      	ldr	r3, [pc, #120]	; (8001290 <GPIO_IRQInterruptConfig+0x100>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	79fa      	ldrb	r2, [r7, #7]
 800121a:	2101      	movs	r1, #1
 800121c:	fa01 f202 	lsl.w	r2, r1, r2
 8001220:	4611      	mov	r1, r2
 8001222:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <GPIO_IRQInterruptConfig+0x100>)
 8001224:	430b      	orrs	r3, r1
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	e025      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b1f      	cmp	r3, #31
 800122e:	d90f      	bls.n	8001250 <GPIO_IRQInterruptConfig+0xc0>
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2b3f      	cmp	r3, #63	; 0x3f
 8001234:	d80c      	bhi.n	8001250 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <GPIO_IRQInterruptConfig+0x104>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	79fa      	ldrb	r2, [r7, #7]
 800123c:	f002 021f 	and.w	r2, r2, #31
 8001240:	2101      	movs	r1, #1
 8001242:	fa01 f202 	lsl.w	r2, r1, r2
 8001246:	4611      	mov	r1, r2
 8001248:	4a12      	ldr	r2, [pc, #72]	; (8001294 <GPIO_IRQInterruptConfig+0x104>)
 800124a:	430b      	orrs	r3, r1
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e012      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b3f      	cmp	r3, #63	; 0x3f
 8001254:	d90f      	bls.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	2b5f      	cmp	r3, #95	; 0x5f
 800125a:	d80c      	bhi.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
 800125c:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <GPIO_IRQInterruptConfig+0x104>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	79fa      	ldrb	r2, [r7, #7]
 8001262:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001266:	2101      	movs	r1, #1
 8001268:	fa01 f202 	lsl.w	r2, r1, r2
 800126c:	4611      	mov	r1, r2
 800126e:	4a09      	ldr	r2, [pc, #36]	; (8001294 <GPIO_IRQInterruptConfig+0x104>)
 8001270:	430b      	orrs	r3, r1
 8001272:	6013      	str	r3, [r2, #0]
}
 8001274:	e7ff      	b.n	8001276 <GPIO_IRQInterruptConfig+0xe6>
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100
 8001288:	e000e104 	.word	0xe000e104
 800128c:	e000e108 	.word	0xe000e108
 8001290:	e000e180 	.word	0xe000e180
 8001294:	e000e184 	.word	0xe000e184

08001298 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint8_t IRQPriority)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	460a      	mov	r2, r1
 80012a2:	71fb      	strb	r3, [r7, #7]
 80012a4:	4613      	mov	r3, r2
 80012a6:	71bb      	strb	r3, [r7, #6]
	// 1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	089b      	lsrs	r3, r3, #2
 80012ac:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 80012b6:	7bbb      	ldrb	r3, [r7, #14]
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	3304      	adds	r3, #4
 80012be:	737b      	strb	r3, [r7, #13]

	*(NVIC_PR_BASE_ADDR + iprx) &= ~(0xFF << shift_amount);
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80012c8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	7b7b      	ldrb	r3, [r7, #13]
 80012d0:	21ff      	movs	r1, #255	; 0xff
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	4619      	mov	r1, r3
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80012e2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80012e6:	400a      	ands	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]
	*(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80012f2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	79b9      	ldrb	r1, [r7, #6]
 80012fa:	7b7b      	ldrb	r3, [r7, #13]
 80012fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001300:	4619      	mov	r1, r3
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800130a:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800130e:	430a      	orrs	r2, r1
 8001310:	601a      	str	r2, [r3, #0]
}
 8001312:	bf00      	nop
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
	// clear the exti pr register corresponding to the pin number
	if(EXTI->PR & (1 << PinNumber))
 800132a:	4b0c      	ldr	r3, [pc, #48]	; (800135c <GPIO_IRQHandling+0x3c>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	79fa      	ldrb	r2, [r7, #7]
 8001330:	2101      	movs	r1, #1
 8001332:	fa01 f202 	lsl.w	r2, r1, r2
 8001336:	4013      	ands	r3, r2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d009      	beq.n	8001350 <GPIO_IRQHandling+0x30>
	{
		// clear
		EXTI->PR |= (1 << PinNumber);
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <GPIO_IRQHandling+0x3c>)
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	79fa      	ldrb	r2, [r7, #7]
 8001342:	2101      	movs	r1, #1
 8001344:	fa01 f202 	lsl.w	r2, r1, r2
 8001348:	4611      	mov	r1, r2
 800134a:	4a04      	ldr	r2, [pc, #16]	; (800135c <GPIO_IRQHandling+0x3c>)
 800134c:	430b      	orrs	r3, r1
 800134e:	6153      	str	r3, [r2, #20]
	}
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	40013c00 	.word	0x40013c00

08001360 <__errno>:
 8001360:	4b01      	ldr	r3, [pc, #4]	; (8001368 <__errno+0x8>)
 8001362:	6818      	ldr	r0, [r3, #0]
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	20000000 	.word	0x20000000

0800136c <__libc_init_array>:
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	4d0d      	ldr	r5, [pc, #52]	; (80013a4 <__libc_init_array+0x38>)
 8001370:	4c0d      	ldr	r4, [pc, #52]	; (80013a8 <__libc_init_array+0x3c>)
 8001372:	1b64      	subs	r4, r4, r5
 8001374:	10a4      	asrs	r4, r4, #2
 8001376:	2600      	movs	r6, #0
 8001378:	42a6      	cmp	r6, r4
 800137a:	d109      	bne.n	8001390 <__libc_init_array+0x24>
 800137c:	4d0b      	ldr	r5, [pc, #44]	; (80013ac <__libc_init_array+0x40>)
 800137e:	4c0c      	ldr	r4, [pc, #48]	; (80013b0 <__libc_init_array+0x44>)
 8001380:	f000 ff76 	bl	8002270 <_init>
 8001384:	1b64      	subs	r4, r4, r5
 8001386:	10a4      	asrs	r4, r4, #2
 8001388:	2600      	movs	r6, #0
 800138a:	42a6      	cmp	r6, r4
 800138c:	d105      	bne.n	800139a <__libc_init_array+0x2e>
 800138e:	bd70      	pop	{r4, r5, r6, pc}
 8001390:	f855 3b04 	ldr.w	r3, [r5], #4
 8001394:	4798      	blx	r3
 8001396:	3601      	adds	r6, #1
 8001398:	e7ee      	b.n	8001378 <__libc_init_array+0xc>
 800139a:	f855 3b04 	ldr.w	r3, [r5], #4
 800139e:	4798      	blx	r3
 80013a0:	3601      	adds	r6, #1
 80013a2:	e7f2      	b.n	800138a <__libc_init_array+0x1e>
 80013a4:	08002330 	.word	0x08002330
 80013a8:	08002330 	.word	0x08002330
 80013ac:	08002330 	.word	0x08002330
 80013b0:	08002334 	.word	0x08002334

080013b4 <memset>:
 80013b4:	4402      	add	r2, r0
 80013b6:	4603      	mov	r3, r0
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d100      	bne.n	80013be <memset+0xa>
 80013bc:	4770      	bx	lr
 80013be:	f803 1b01 	strb.w	r1, [r3], #1
 80013c2:	e7f9      	b.n	80013b8 <memset+0x4>

080013c4 <iprintf>:
 80013c4:	b40f      	push	{r0, r1, r2, r3}
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <iprintf+0x2c>)
 80013c8:	b513      	push	{r0, r1, r4, lr}
 80013ca:	681c      	ldr	r4, [r3, #0]
 80013cc:	b124      	cbz	r4, 80013d8 <iprintf+0x14>
 80013ce:	69a3      	ldr	r3, [r4, #24]
 80013d0:	b913      	cbnz	r3, 80013d8 <iprintf+0x14>
 80013d2:	4620      	mov	r0, r4
 80013d4:	f000 f866 	bl	80014a4 <__sinit>
 80013d8:	ab05      	add	r3, sp, #20
 80013da:	9a04      	ldr	r2, [sp, #16]
 80013dc:	68a1      	ldr	r1, [r4, #8]
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	4620      	mov	r0, r4
 80013e2:	f000 f983 	bl	80016ec <_vfiprintf_r>
 80013e6:	b002      	add	sp, #8
 80013e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80013ec:	b004      	add	sp, #16
 80013ee:	4770      	bx	lr
 80013f0:	20000000 	.word	0x20000000

080013f4 <std>:
 80013f4:	2300      	movs	r3, #0
 80013f6:	b510      	push	{r4, lr}
 80013f8:	4604      	mov	r4, r0
 80013fa:	e9c0 3300 	strd	r3, r3, [r0]
 80013fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001402:	6083      	str	r3, [r0, #8]
 8001404:	8181      	strh	r1, [r0, #12]
 8001406:	6643      	str	r3, [r0, #100]	; 0x64
 8001408:	81c2      	strh	r2, [r0, #14]
 800140a:	6183      	str	r3, [r0, #24]
 800140c:	4619      	mov	r1, r3
 800140e:	2208      	movs	r2, #8
 8001410:	305c      	adds	r0, #92	; 0x5c
 8001412:	f7ff ffcf 	bl	80013b4 <memset>
 8001416:	4b05      	ldr	r3, [pc, #20]	; (800142c <std+0x38>)
 8001418:	6263      	str	r3, [r4, #36]	; 0x24
 800141a:	4b05      	ldr	r3, [pc, #20]	; (8001430 <std+0x3c>)
 800141c:	62a3      	str	r3, [r4, #40]	; 0x28
 800141e:	4b05      	ldr	r3, [pc, #20]	; (8001434 <std+0x40>)
 8001420:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <std+0x44>)
 8001424:	6224      	str	r4, [r4, #32]
 8001426:	6323      	str	r3, [r4, #48]	; 0x30
 8001428:	bd10      	pop	{r4, pc}
 800142a:	bf00      	nop
 800142c:	08001c95 	.word	0x08001c95
 8001430:	08001cb7 	.word	0x08001cb7
 8001434:	08001cef 	.word	0x08001cef
 8001438:	08001d13 	.word	0x08001d13

0800143c <_cleanup_r>:
 800143c:	4901      	ldr	r1, [pc, #4]	; (8001444 <_cleanup_r+0x8>)
 800143e:	f000 b8af 	b.w	80015a0 <_fwalk_reent>
 8001442:	bf00      	nop
 8001444:	08001fed 	.word	0x08001fed

08001448 <__sfmoreglue>:
 8001448:	b570      	push	{r4, r5, r6, lr}
 800144a:	1e4a      	subs	r2, r1, #1
 800144c:	2568      	movs	r5, #104	; 0x68
 800144e:	4355      	muls	r5, r2
 8001450:	460e      	mov	r6, r1
 8001452:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001456:	f000 f8c5 	bl	80015e4 <_malloc_r>
 800145a:	4604      	mov	r4, r0
 800145c:	b140      	cbz	r0, 8001470 <__sfmoreglue+0x28>
 800145e:	2100      	movs	r1, #0
 8001460:	e9c0 1600 	strd	r1, r6, [r0]
 8001464:	300c      	adds	r0, #12
 8001466:	60a0      	str	r0, [r4, #8]
 8001468:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800146c:	f7ff ffa2 	bl	80013b4 <memset>
 8001470:	4620      	mov	r0, r4
 8001472:	bd70      	pop	{r4, r5, r6, pc}

08001474 <__sfp_lock_acquire>:
 8001474:	4801      	ldr	r0, [pc, #4]	; (800147c <__sfp_lock_acquire+0x8>)
 8001476:	f000 b8b3 	b.w	80015e0 <__retarget_lock_acquire_recursive>
 800147a:	bf00      	nop
 800147c:	200002b4 	.word	0x200002b4

08001480 <__sfp_lock_release>:
 8001480:	4801      	ldr	r0, [pc, #4]	; (8001488 <__sfp_lock_release+0x8>)
 8001482:	f000 b8ae 	b.w	80015e2 <__retarget_lock_release_recursive>
 8001486:	bf00      	nop
 8001488:	200002b4 	.word	0x200002b4

0800148c <__sinit_lock_acquire>:
 800148c:	4801      	ldr	r0, [pc, #4]	; (8001494 <__sinit_lock_acquire+0x8>)
 800148e:	f000 b8a7 	b.w	80015e0 <__retarget_lock_acquire_recursive>
 8001492:	bf00      	nop
 8001494:	200002af 	.word	0x200002af

08001498 <__sinit_lock_release>:
 8001498:	4801      	ldr	r0, [pc, #4]	; (80014a0 <__sinit_lock_release+0x8>)
 800149a:	f000 b8a2 	b.w	80015e2 <__retarget_lock_release_recursive>
 800149e:	bf00      	nop
 80014a0:	200002af 	.word	0x200002af

080014a4 <__sinit>:
 80014a4:	b510      	push	{r4, lr}
 80014a6:	4604      	mov	r4, r0
 80014a8:	f7ff fff0 	bl	800148c <__sinit_lock_acquire>
 80014ac:	69a3      	ldr	r3, [r4, #24]
 80014ae:	b11b      	cbz	r3, 80014b8 <__sinit+0x14>
 80014b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80014b4:	f7ff bff0 	b.w	8001498 <__sinit_lock_release>
 80014b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80014bc:	6523      	str	r3, [r4, #80]	; 0x50
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <__sinit+0x68>)
 80014c0:	4a13      	ldr	r2, [pc, #76]	; (8001510 <__sinit+0x6c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80014c6:	42a3      	cmp	r3, r4
 80014c8:	bf04      	itt	eq
 80014ca:	2301      	moveq	r3, #1
 80014cc:	61a3      	streq	r3, [r4, #24]
 80014ce:	4620      	mov	r0, r4
 80014d0:	f000 f820 	bl	8001514 <__sfp>
 80014d4:	6060      	str	r0, [r4, #4]
 80014d6:	4620      	mov	r0, r4
 80014d8:	f000 f81c 	bl	8001514 <__sfp>
 80014dc:	60a0      	str	r0, [r4, #8]
 80014de:	4620      	mov	r0, r4
 80014e0:	f000 f818 	bl	8001514 <__sfp>
 80014e4:	2200      	movs	r2, #0
 80014e6:	60e0      	str	r0, [r4, #12]
 80014e8:	2104      	movs	r1, #4
 80014ea:	6860      	ldr	r0, [r4, #4]
 80014ec:	f7ff ff82 	bl	80013f4 <std>
 80014f0:	68a0      	ldr	r0, [r4, #8]
 80014f2:	2201      	movs	r2, #1
 80014f4:	2109      	movs	r1, #9
 80014f6:	f7ff ff7d 	bl	80013f4 <std>
 80014fa:	68e0      	ldr	r0, [r4, #12]
 80014fc:	2202      	movs	r2, #2
 80014fe:	2112      	movs	r1, #18
 8001500:	f7ff ff78 	bl	80013f4 <std>
 8001504:	2301      	movs	r3, #1
 8001506:	61a3      	str	r3, [r4, #24]
 8001508:	e7d2      	b.n	80014b0 <__sinit+0xc>
 800150a:	bf00      	nop
 800150c:	08002298 	.word	0x08002298
 8001510:	0800143d 	.word	0x0800143d

08001514 <__sfp>:
 8001514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001516:	4607      	mov	r7, r0
 8001518:	f7ff ffac 	bl	8001474 <__sfp_lock_acquire>
 800151c:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <__sfp+0x84>)
 800151e:	681e      	ldr	r6, [r3, #0]
 8001520:	69b3      	ldr	r3, [r6, #24]
 8001522:	b913      	cbnz	r3, 800152a <__sfp+0x16>
 8001524:	4630      	mov	r0, r6
 8001526:	f7ff ffbd 	bl	80014a4 <__sinit>
 800152a:	3648      	adds	r6, #72	; 0x48
 800152c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001530:	3b01      	subs	r3, #1
 8001532:	d503      	bpl.n	800153c <__sfp+0x28>
 8001534:	6833      	ldr	r3, [r6, #0]
 8001536:	b30b      	cbz	r3, 800157c <__sfp+0x68>
 8001538:	6836      	ldr	r6, [r6, #0]
 800153a:	e7f7      	b.n	800152c <__sfp+0x18>
 800153c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001540:	b9d5      	cbnz	r5, 8001578 <__sfp+0x64>
 8001542:	4b16      	ldr	r3, [pc, #88]	; (800159c <__sfp+0x88>)
 8001544:	60e3      	str	r3, [r4, #12]
 8001546:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800154a:	6665      	str	r5, [r4, #100]	; 0x64
 800154c:	f000 f847 	bl	80015de <__retarget_lock_init_recursive>
 8001550:	f7ff ff96 	bl	8001480 <__sfp_lock_release>
 8001554:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001558:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800155c:	6025      	str	r5, [r4, #0]
 800155e:	61a5      	str	r5, [r4, #24]
 8001560:	2208      	movs	r2, #8
 8001562:	4629      	mov	r1, r5
 8001564:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001568:	f7ff ff24 	bl	80013b4 <memset>
 800156c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001570:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001574:	4620      	mov	r0, r4
 8001576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001578:	3468      	adds	r4, #104	; 0x68
 800157a:	e7d9      	b.n	8001530 <__sfp+0x1c>
 800157c:	2104      	movs	r1, #4
 800157e:	4638      	mov	r0, r7
 8001580:	f7ff ff62 	bl	8001448 <__sfmoreglue>
 8001584:	4604      	mov	r4, r0
 8001586:	6030      	str	r0, [r6, #0]
 8001588:	2800      	cmp	r0, #0
 800158a:	d1d5      	bne.n	8001538 <__sfp+0x24>
 800158c:	f7ff ff78 	bl	8001480 <__sfp_lock_release>
 8001590:	230c      	movs	r3, #12
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	e7ee      	b.n	8001574 <__sfp+0x60>
 8001596:	bf00      	nop
 8001598:	08002298 	.word	0x08002298
 800159c:	ffff0001 	.word	0xffff0001

080015a0 <_fwalk_reent>:
 80015a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80015a4:	4606      	mov	r6, r0
 80015a6:	4688      	mov	r8, r1
 80015a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80015ac:	2700      	movs	r7, #0
 80015ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80015b2:	f1b9 0901 	subs.w	r9, r9, #1
 80015b6:	d505      	bpl.n	80015c4 <_fwalk_reent+0x24>
 80015b8:	6824      	ldr	r4, [r4, #0]
 80015ba:	2c00      	cmp	r4, #0
 80015bc:	d1f7      	bne.n	80015ae <_fwalk_reent+0xe>
 80015be:	4638      	mov	r0, r7
 80015c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80015c4:	89ab      	ldrh	r3, [r5, #12]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d907      	bls.n	80015da <_fwalk_reent+0x3a>
 80015ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80015ce:	3301      	adds	r3, #1
 80015d0:	d003      	beq.n	80015da <_fwalk_reent+0x3a>
 80015d2:	4629      	mov	r1, r5
 80015d4:	4630      	mov	r0, r6
 80015d6:	47c0      	blx	r8
 80015d8:	4307      	orrs	r7, r0
 80015da:	3568      	adds	r5, #104	; 0x68
 80015dc:	e7e9      	b.n	80015b2 <_fwalk_reent+0x12>

080015de <__retarget_lock_init_recursive>:
 80015de:	4770      	bx	lr

080015e0 <__retarget_lock_acquire_recursive>:
 80015e0:	4770      	bx	lr

080015e2 <__retarget_lock_release_recursive>:
 80015e2:	4770      	bx	lr

080015e4 <_malloc_r>:
 80015e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e6:	1ccd      	adds	r5, r1, #3
 80015e8:	f025 0503 	bic.w	r5, r5, #3
 80015ec:	3508      	adds	r5, #8
 80015ee:	2d0c      	cmp	r5, #12
 80015f0:	bf38      	it	cc
 80015f2:	250c      	movcc	r5, #12
 80015f4:	2d00      	cmp	r5, #0
 80015f6:	4606      	mov	r6, r0
 80015f8:	db01      	blt.n	80015fe <_malloc_r+0x1a>
 80015fa:	42a9      	cmp	r1, r5
 80015fc:	d903      	bls.n	8001606 <_malloc_r+0x22>
 80015fe:	230c      	movs	r3, #12
 8001600:	6033      	str	r3, [r6, #0]
 8001602:	2000      	movs	r0, #0
 8001604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001606:	f000 fda3 	bl	8002150 <__malloc_lock>
 800160a:	4921      	ldr	r1, [pc, #132]	; (8001690 <_malloc_r+0xac>)
 800160c:	680a      	ldr	r2, [r1, #0]
 800160e:	4614      	mov	r4, r2
 8001610:	b99c      	cbnz	r4, 800163a <_malloc_r+0x56>
 8001612:	4f20      	ldr	r7, [pc, #128]	; (8001694 <_malloc_r+0xb0>)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	b923      	cbnz	r3, 8001622 <_malloc_r+0x3e>
 8001618:	4621      	mov	r1, r4
 800161a:	4630      	mov	r0, r6
 800161c:	f000 fb2a 	bl	8001c74 <_sbrk_r>
 8001620:	6038      	str	r0, [r7, #0]
 8001622:	4629      	mov	r1, r5
 8001624:	4630      	mov	r0, r6
 8001626:	f000 fb25 	bl	8001c74 <_sbrk_r>
 800162a:	1c43      	adds	r3, r0, #1
 800162c:	d123      	bne.n	8001676 <_malloc_r+0x92>
 800162e:	230c      	movs	r3, #12
 8001630:	6033      	str	r3, [r6, #0]
 8001632:	4630      	mov	r0, r6
 8001634:	f000 fd92 	bl	800215c <__malloc_unlock>
 8001638:	e7e3      	b.n	8001602 <_malloc_r+0x1e>
 800163a:	6823      	ldr	r3, [r4, #0]
 800163c:	1b5b      	subs	r3, r3, r5
 800163e:	d417      	bmi.n	8001670 <_malloc_r+0x8c>
 8001640:	2b0b      	cmp	r3, #11
 8001642:	d903      	bls.n	800164c <_malloc_r+0x68>
 8001644:	6023      	str	r3, [r4, #0]
 8001646:	441c      	add	r4, r3
 8001648:	6025      	str	r5, [r4, #0]
 800164a:	e004      	b.n	8001656 <_malloc_r+0x72>
 800164c:	6863      	ldr	r3, [r4, #4]
 800164e:	42a2      	cmp	r2, r4
 8001650:	bf0c      	ite	eq
 8001652:	600b      	streq	r3, [r1, #0]
 8001654:	6053      	strne	r3, [r2, #4]
 8001656:	4630      	mov	r0, r6
 8001658:	f000 fd80 	bl	800215c <__malloc_unlock>
 800165c:	f104 000b 	add.w	r0, r4, #11
 8001660:	1d23      	adds	r3, r4, #4
 8001662:	f020 0007 	bic.w	r0, r0, #7
 8001666:	1ac2      	subs	r2, r0, r3
 8001668:	d0cc      	beq.n	8001604 <_malloc_r+0x20>
 800166a:	1a1b      	subs	r3, r3, r0
 800166c:	50a3      	str	r3, [r4, r2]
 800166e:	e7c9      	b.n	8001604 <_malloc_r+0x20>
 8001670:	4622      	mov	r2, r4
 8001672:	6864      	ldr	r4, [r4, #4]
 8001674:	e7cc      	b.n	8001610 <_malloc_r+0x2c>
 8001676:	1cc4      	adds	r4, r0, #3
 8001678:	f024 0403 	bic.w	r4, r4, #3
 800167c:	42a0      	cmp	r0, r4
 800167e:	d0e3      	beq.n	8001648 <_malloc_r+0x64>
 8001680:	1a21      	subs	r1, r4, r0
 8001682:	4630      	mov	r0, r6
 8001684:	f000 faf6 	bl	8001c74 <_sbrk_r>
 8001688:	3001      	adds	r0, #1
 800168a:	d1dd      	bne.n	8001648 <_malloc_r+0x64>
 800168c:	e7cf      	b.n	800162e <_malloc_r+0x4a>
 800168e:	bf00      	nop
 8001690:	2000008c 	.word	0x2000008c
 8001694:	20000090 	.word	0x20000090

08001698 <__sfputc_r>:
 8001698:	6893      	ldr	r3, [r2, #8]
 800169a:	3b01      	subs	r3, #1
 800169c:	2b00      	cmp	r3, #0
 800169e:	b410      	push	{r4}
 80016a0:	6093      	str	r3, [r2, #8]
 80016a2:	da08      	bge.n	80016b6 <__sfputc_r+0x1e>
 80016a4:	6994      	ldr	r4, [r2, #24]
 80016a6:	42a3      	cmp	r3, r4
 80016a8:	db01      	blt.n	80016ae <__sfputc_r+0x16>
 80016aa:	290a      	cmp	r1, #10
 80016ac:	d103      	bne.n	80016b6 <__sfputc_r+0x1e>
 80016ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016b2:	f000 bb33 	b.w	8001d1c <__swbuf_r>
 80016b6:	6813      	ldr	r3, [r2, #0]
 80016b8:	1c58      	adds	r0, r3, #1
 80016ba:	6010      	str	r0, [r2, #0]
 80016bc:	7019      	strb	r1, [r3, #0]
 80016be:	4608      	mov	r0, r1
 80016c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <__sfputs_r>:
 80016c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016c8:	4606      	mov	r6, r0
 80016ca:	460f      	mov	r7, r1
 80016cc:	4614      	mov	r4, r2
 80016ce:	18d5      	adds	r5, r2, r3
 80016d0:	42ac      	cmp	r4, r5
 80016d2:	d101      	bne.n	80016d8 <__sfputs_r+0x12>
 80016d4:	2000      	movs	r0, #0
 80016d6:	e007      	b.n	80016e8 <__sfputs_r+0x22>
 80016d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80016dc:	463a      	mov	r2, r7
 80016de:	4630      	mov	r0, r6
 80016e0:	f7ff ffda 	bl	8001698 <__sfputc_r>
 80016e4:	1c43      	adds	r3, r0, #1
 80016e6:	d1f3      	bne.n	80016d0 <__sfputs_r+0xa>
 80016e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080016ec <_vfiprintf_r>:
 80016ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016f0:	460d      	mov	r5, r1
 80016f2:	b09d      	sub	sp, #116	; 0x74
 80016f4:	4614      	mov	r4, r2
 80016f6:	4698      	mov	r8, r3
 80016f8:	4606      	mov	r6, r0
 80016fa:	b118      	cbz	r0, 8001704 <_vfiprintf_r+0x18>
 80016fc:	6983      	ldr	r3, [r0, #24]
 80016fe:	b90b      	cbnz	r3, 8001704 <_vfiprintf_r+0x18>
 8001700:	f7ff fed0 	bl	80014a4 <__sinit>
 8001704:	4b89      	ldr	r3, [pc, #548]	; (800192c <_vfiprintf_r+0x240>)
 8001706:	429d      	cmp	r5, r3
 8001708:	d11b      	bne.n	8001742 <_vfiprintf_r+0x56>
 800170a:	6875      	ldr	r5, [r6, #4]
 800170c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800170e:	07d9      	lsls	r1, r3, #31
 8001710:	d405      	bmi.n	800171e <_vfiprintf_r+0x32>
 8001712:	89ab      	ldrh	r3, [r5, #12]
 8001714:	059a      	lsls	r2, r3, #22
 8001716:	d402      	bmi.n	800171e <_vfiprintf_r+0x32>
 8001718:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800171a:	f7ff ff61 	bl	80015e0 <__retarget_lock_acquire_recursive>
 800171e:	89ab      	ldrh	r3, [r5, #12]
 8001720:	071b      	lsls	r3, r3, #28
 8001722:	d501      	bpl.n	8001728 <_vfiprintf_r+0x3c>
 8001724:	692b      	ldr	r3, [r5, #16]
 8001726:	b9eb      	cbnz	r3, 8001764 <_vfiprintf_r+0x78>
 8001728:	4629      	mov	r1, r5
 800172a:	4630      	mov	r0, r6
 800172c:	f000 fb5a 	bl	8001de4 <__swsetup_r>
 8001730:	b1c0      	cbz	r0, 8001764 <_vfiprintf_r+0x78>
 8001732:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001734:	07dc      	lsls	r4, r3, #31
 8001736:	d50e      	bpl.n	8001756 <_vfiprintf_r+0x6a>
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	b01d      	add	sp, #116	; 0x74
 800173e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001742:	4b7b      	ldr	r3, [pc, #492]	; (8001930 <_vfiprintf_r+0x244>)
 8001744:	429d      	cmp	r5, r3
 8001746:	d101      	bne.n	800174c <_vfiprintf_r+0x60>
 8001748:	68b5      	ldr	r5, [r6, #8]
 800174a:	e7df      	b.n	800170c <_vfiprintf_r+0x20>
 800174c:	4b79      	ldr	r3, [pc, #484]	; (8001934 <_vfiprintf_r+0x248>)
 800174e:	429d      	cmp	r5, r3
 8001750:	bf08      	it	eq
 8001752:	68f5      	ldreq	r5, [r6, #12]
 8001754:	e7da      	b.n	800170c <_vfiprintf_r+0x20>
 8001756:	89ab      	ldrh	r3, [r5, #12]
 8001758:	0598      	lsls	r0, r3, #22
 800175a:	d4ed      	bmi.n	8001738 <_vfiprintf_r+0x4c>
 800175c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800175e:	f7ff ff40 	bl	80015e2 <__retarget_lock_release_recursive>
 8001762:	e7e9      	b.n	8001738 <_vfiprintf_r+0x4c>
 8001764:	2300      	movs	r3, #0
 8001766:	9309      	str	r3, [sp, #36]	; 0x24
 8001768:	2320      	movs	r3, #32
 800176a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800176e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001772:	2330      	movs	r3, #48	; 0x30
 8001774:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001938 <_vfiprintf_r+0x24c>
 8001778:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800177c:	f04f 0901 	mov.w	r9, #1
 8001780:	4623      	mov	r3, r4
 8001782:	469a      	mov	sl, r3
 8001784:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001788:	b10a      	cbz	r2, 800178e <_vfiprintf_r+0xa2>
 800178a:	2a25      	cmp	r2, #37	; 0x25
 800178c:	d1f9      	bne.n	8001782 <_vfiprintf_r+0x96>
 800178e:	ebba 0b04 	subs.w	fp, sl, r4
 8001792:	d00b      	beq.n	80017ac <_vfiprintf_r+0xc0>
 8001794:	465b      	mov	r3, fp
 8001796:	4622      	mov	r2, r4
 8001798:	4629      	mov	r1, r5
 800179a:	4630      	mov	r0, r6
 800179c:	f7ff ff93 	bl	80016c6 <__sfputs_r>
 80017a0:	3001      	adds	r0, #1
 80017a2:	f000 80aa 	beq.w	80018fa <_vfiprintf_r+0x20e>
 80017a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017a8:	445a      	add	r2, fp
 80017aa:	9209      	str	r2, [sp, #36]	; 0x24
 80017ac:	f89a 3000 	ldrb.w	r3, [sl]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80a2 	beq.w	80018fa <_vfiprintf_r+0x20e>
 80017b6:	2300      	movs	r3, #0
 80017b8:	f04f 32ff 	mov.w	r2, #4294967295
 80017bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017c0:	f10a 0a01 	add.w	sl, sl, #1
 80017c4:	9304      	str	r3, [sp, #16]
 80017c6:	9307      	str	r3, [sp, #28]
 80017c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80017cc:	931a      	str	r3, [sp, #104]	; 0x68
 80017ce:	4654      	mov	r4, sl
 80017d0:	2205      	movs	r2, #5
 80017d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017d6:	4858      	ldr	r0, [pc, #352]	; (8001938 <_vfiprintf_r+0x24c>)
 80017d8:	f7fe fd0a 	bl	80001f0 <memchr>
 80017dc:	9a04      	ldr	r2, [sp, #16]
 80017de:	b9d8      	cbnz	r0, 8001818 <_vfiprintf_r+0x12c>
 80017e0:	06d1      	lsls	r1, r2, #27
 80017e2:	bf44      	itt	mi
 80017e4:	2320      	movmi	r3, #32
 80017e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80017ea:	0713      	lsls	r3, r2, #28
 80017ec:	bf44      	itt	mi
 80017ee:	232b      	movmi	r3, #43	; 0x2b
 80017f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80017f4:	f89a 3000 	ldrb.w	r3, [sl]
 80017f8:	2b2a      	cmp	r3, #42	; 0x2a
 80017fa:	d015      	beq.n	8001828 <_vfiprintf_r+0x13c>
 80017fc:	9a07      	ldr	r2, [sp, #28]
 80017fe:	4654      	mov	r4, sl
 8001800:	2000      	movs	r0, #0
 8001802:	f04f 0c0a 	mov.w	ip, #10
 8001806:	4621      	mov	r1, r4
 8001808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800180c:	3b30      	subs	r3, #48	; 0x30
 800180e:	2b09      	cmp	r3, #9
 8001810:	d94e      	bls.n	80018b0 <_vfiprintf_r+0x1c4>
 8001812:	b1b0      	cbz	r0, 8001842 <_vfiprintf_r+0x156>
 8001814:	9207      	str	r2, [sp, #28]
 8001816:	e014      	b.n	8001842 <_vfiprintf_r+0x156>
 8001818:	eba0 0308 	sub.w	r3, r0, r8
 800181c:	fa09 f303 	lsl.w	r3, r9, r3
 8001820:	4313      	orrs	r3, r2
 8001822:	9304      	str	r3, [sp, #16]
 8001824:	46a2      	mov	sl, r4
 8001826:	e7d2      	b.n	80017ce <_vfiprintf_r+0xe2>
 8001828:	9b03      	ldr	r3, [sp, #12]
 800182a:	1d19      	adds	r1, r3, #4
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	9103      	str	r1, [sp, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	bfbb      	ittet	lt
 8001834:	425b      	neglt	r3, r3
 8001836:	f042 0202 	orrlt.w	r2, r2, #2
 800183a:	9307      	strge	r3, [sp, #28]
 800183c:	9307      	strlt	r3, [sp, #28]
 800183e:	bfb8      	it	lt
 8001840:	9204      	strlt	r2, [sp, #16]
 8001842:	7823      	ldrb	r3, [r4, #0]
 8001844:	2b2e      	cmp	r3, #46	; 0x2e
 8001846:	d10c      	bne.n	8001862 <_vfiprintf_r+0x176>
 8001848:	7863      	ldrb	r3, [r4, #1]
 800184a:	2b2a      	cmp	r3, #42	; 0x2a
 800184c:	d135      	bne.n	80018ba <_vfiprintf_r+0x1ce>
 800184e:	9b03      	ldr	r3, [sp, #12]
 8001850:	1d1a      	adds	r2, r3, #4
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	9203      	str	r2, [sp, #12]
 8001856:	2b00      	cmp	r3, #0
 8001858:	bfb8      	it	lt
 800185a:	f04f 33ff 	movlt.w	r3, #4294967295
 800185e:	3402      	adds	r4, #2
 8001860:	9305      	str	r3, [sp, #20]
 8001862:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001948 <_vfiprintf_r+0x25c>
 8001866:	7821      	ldrb	r1, [r4, #0]
 8001868:	2203      	movs	r2, #3
 800186a:	4650      	mov	r0, sl
 800186c:	f7fe fcc0 	bl	80001f0 <memchr>
 8001870:	b140      	cbz	r0, 8001884 <_vfiprintf_r+0x198>
 8001872:	2340      	movs	r3, #64	; 0x40
 8001874:	eba0 000a 	sub.w	r0, r0, sl
 8001878:	fa03 f000 	lsl.w	r0, r3, r0
 800187c:	9b04      	ldr	r3, [sp, #16]
 800187e:	4303      	orrs	r3, r0
 8001880:	3401      	adds	r4, #1
 8001882:	9304      	str	r3, [sp, #16]
 8001884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001888:	482c      	ldr	r0, [pc, #176]	; (800193c <_vfiprintf_r+0x250>)
 800188a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800188e:	2206      	movs	r2, #6
 8001890:	f7fe fcae 	bl	80001f0 <memchr>
 8001894:	2800      	cmp	r0, #0
 8001896:	d03f      	beq.n	8001918 <_vfiprintf_r+0x22c>
 8001898:	4b29      	ldr	r3, [pc, #164]	; (8001940 <_vfiprintf_r+0x254>)
 800189a:	bb1b      	cbnz	r3, 80018e4 <_vfiprintf_r+0x1f8>
 800189c:	9b03      	ldr	r3, [sp, #12]
 800189e:	3307      	adds	r3, #7
 80018a0:	f023 0307 	bic.w	r3, r3, #7
 80018a4:	3308      	adds	r3, #8
 80018a6:	9303      	str	r3, [sp, #12]
 80018a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018aa:	443b      	add	r3, r7
 80018ac:	9309      	str	r3, [sp, #36]	; 0x24
 80018ae:	e767      	b.n	8001780 <_vfiprintf_r+0x94>
 80018b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80018b4:	460c      	mov	r4, r1
 80018b6:	2001      	movs	r0, #1
 80018b8:	e7a5      	b.n	8001806 <_vfiprintf_r+0x11a>
 80018ba:	2300      	movs	r3, #0
 80018bc:	3401      	adds	r4, #1
 80018be:	9305      	str	r3, [sp, #20]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f04f 0c0a 	mov.w	ip, #10
 80018c6:	4620      	mov	r0, r4
 80018c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80018cc:	3a30      	subs	r2, #48	; 0x30
 80018ce:	2a09      	cmp	r2, #9
 80018d0:	d903      	bls.n	80018da <_vfiprintf_r+0x1ee>
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0c5      	beq.n	8001862 <_vfiprintf_r+0x176>
 80018d6:	9105      	str	r1, [sp, #20]
 80018d8:	e7c3      	b.n	8001862 <_vfiprintf_r+0x176>
 80018da:	fb0c 2101 	mla	r1, ip, r1, r2
 80018de:	4604      	mov	r4, r0
 80018e0:	2301      	movs	r3, #1
 80018e2:	e7f0      	b.n	80018c6 <_vfiprintf_r+0x1da>
 80018e4:	ab03      	add	r3, sp, #12
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	462a      	mov	r2, r5
 80018ea:	4b16      	ldr	r3, [pc, #88]	; (8001944 <_vfiprintf_r+0x258>)
 80018ec:	a904      	add	r1, sp, #16
 80018ee:	4630      	mov	r0, r6
 80018f0:	f3af 8000 	nop.w
 80018f4:	4607      	mov	r7, r0
 80018f6:	1c78      	adds	r0, r7, #1
 80018f8:	d1d6      	bne.n	80018a8 <_vfiprintf_r+0x1bc>
 80018fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80018fc:	07d9      	lsls	r1, r3, #31
 80018fe:	d405      	bmi.n	800190c <_vfiprintf_r+0x220>
 8001900:	89ab      	ldrh	r3, [r5, #12]
 8001902:	059a      	lsls	r2, r3, #22
 8001904:	d402      	bmi.n	800190c <_vfiprintf_r+0x220>
 8001906:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001908:	f7ff fe6b 	bl	80015e2 <__retarget_lock_release_recursive>
 800190c:	89ab      	ldrh	r3, [r5, #12]
 800190e:	065b      	lsls	r3, r3, #25
 8001910:	f53f af12 	bmi.w	8001738 <_vfiprintf_r+0x4c>
 8001914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001916:	e711      	b.n	800173c <_vfiprintf_r+0x50>
 8001918:	ab03      	add	r3, sp, #12
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	462a      	mov	r2, r5
 800191e:	4b09      	ldr	r3, [pc, #36]	; (8001944 <_vfiprintf_r+0x258>)
 8001920:	a904      	add	r1, sp, #16
 8001922:	4630      	mov	r0, r6
 8001924:	f000 f880 	bl	8001a28 <_printf_i>
 8001928:	e7e4      	b.n	80018f4 <_vfiprintf_r+0x208>
 800192a:	bf00      	nop
 800192c:	080022bc 	.word	0x080022bc
 8001930:	080022dc 	.word	0x080022dc
 8001934:	0800229c 	.word	0x0800229c
 8001938:	080022fc 	.word	0x080022fc
 800193c:	08002306 	.word	0x08002306
 8001940:	00000000 	.word	0x00000000
 8001944:	080016c7 	.word	0x080016c7
 8001948:	08002302 	.word	0x08002302

0800194c <_printf_common>:
 800194c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001950:	4616      	mov	r6, r2
 8001952:	4699      	mov	r9, r3
 8001954:	688a      	ldr	r2, [r1, #8]
 8001956:	690b      	ldr	r3, [r1, #16]
 8001958:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800195c:	4293      	cmp	r3, r2
 800195e:	bfb8      	it	lt
 8001960:	4613      	movlt	r3, r2
 8001962:	6033      	str	r3, [r6, #0]
 8001964:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001968:	4607      	mov	r7, r0
 800196a:	460c      	mov	r4, r1
 800196c:	b10a      	cbz	r2, 8001972 <_printf_common+0x26>
 800196e:	3301      	adds	r3, #1
 8001970:	6033      	str	r3, [r6, #0]
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	0699      	lsls	r1, r3, #26
 8001976:	bf42      	ittt	mi
 8001978:	6833      	ldrmi	r3, [r6, #0]
 800197a:	3302      	addmi	r3, #2
 800197c:	6033      	strmi	r3, [r6, #0]
 800197e:	6825      	ldr	r5, [r4, #0]
 8001980:	f015 0506 	ands.w	r5, r5, #6
 8001984:	d106      	bne.n	8001994 <_printf_common+0x48>
 8001986:	f104 0a19 	add.w	sl, r4, #25
 800198a:	68e3      	ldr	r3, [r4, #12]
 800198c:	6832      	ldr	r2, [r6, #0]
 800198e:	1a9b      	subs	r3, r3, r2
 8001990:	42ab      	cmp	r3, r5
 8001992:	dc26      	bgt.n	80019e2 <_printf_common+0x96>
 8001994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001998:	1e13      	subs	r3, r2, #0
 800199a:	6822      	ldr	r2, [r4, #0]
 800199c:	bf18      	it	ne
 800199e:	2301      	movne	r3, #1
 80019a0:	0692      	lsls	r2, r2, #26
 80019a2:	d42b      	bmi.n	80019fc <_printf_common+0xb0>
 80019a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019a8:	4649      	mov	r1, r9
 80019aa:	4638      	mov	r0, r7
 80019ac:	47c0      	blx	r8
 80019ae:	3001      	adds	r0, #1
 80019b0:	d01e      	beq.n	80019f0 <_printf_common+0xa4>
 80019b2:	6823      	ldr	r3, [r4, #0]
 80019b4:	68e5      	ldr	r5, [r4, #12]
 80019b6:	6832      	ldr	r2, [r6, #0]
 80019b8:	f003 0306 	and.w	r3, r3, #6
 80019bc:	2b04      	cmp	r3, #4
 80019be:	bf08      	it	eq
 80019c0:	1aad      	subeq	r5, r5, r2
 80019c2:	68a3      	ldr	r3, [r4, #8]
 80019c4:	6922      	ldr	r2, [r4, #16]
 80019c6:	bf0c      	ite	eq
 80019c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019cc:	2500      	movne	r5, #0
 80019ce:	4293      	cmp	r3, r2
 80019d0:	bfc4      	itt	gt
 80019d2:	1a9b      	subgt	r3, r3, r2
 80019d4:	18ed      	addgt	r5, r5, r3
 80019d6:	2600      	movs	r6, #0
 80019d8:	341a      	adds	r4, #26
 80019da:	42b5      	cmp	r5, r6
 80019dc:	d11a      	bne.n	8001a14 <_printf_common+0xc8>
 80019de:	2000      	movs	r0, #0
 80019e0:	e008      	b.n	80019f4 <_printf_common+0xa8>
 80019e2:	2301      	movs	r3, #1
 80019e4:	4652      	mov	r2, sl
 80019e6:	4649      	mov	r1, r9
 80019e8:	4638      	mov	r0, r7
 80019ea:	47c0      	blx	r8
 80019ec:	3001      	adds	r0, #1
 80019ee:	d103      	bne.n	80019f8 <_printf_common+0xac>
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019f8:	3501      	adds	r5, #1
 80019fa:	e7c6      	b.n	800198a <_printf_common+0x3e>
 80019fc:	18e1      	adds	r1, r4, r3
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	2030      	movs	r0, #48	; 0x30
 8001a02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a06:	4422      	add	r2, r4
 8001a08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a10:	3302      	adds	r3, #2
 8001a12:	e7c7      	b.n	80019a4 <_printf_common+0x58>
 8001a14:	2301      	movs	r3, #1
 8001a16:	4622      	mov	r2, r4
 8001a18:	4649      	mov	r1, r9
 8001a1a:	4638      	mov	r0, r7
 8001a1c:	47c0      	blx	r8
 8001a1e:	3001      	adds	r0, #1
 8001a20:	d0e6      	beq.n	80019f0 <_printf_common+0xa4>
 8001a22:	3601      	adds	r6, #1
 8001a24:	e7d9      	b.n	80019da <_printf_common+0x8e>
	...

08001a28 <_printf_i>:
 8001a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a2c:	460c      	mov	r4, r1
 8001a2e:	4691      	mov	r9, r2
 8001a30:	7e27      	ldrb	r7, [r4, #24]
 8001a32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001a34:	2f78      	cmp	r7, #120	; 0x78
 8001a36:	4680      	mov	r8, r0
 8001a38:	469a      	mov	sl, r3
 8001a3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a3e:	d807      	bhi.n	8001a50 <_printf_i+0x28>
 8001a40:	2f62      	cmp	r7, #98	; 0x62
 8001a42:	d80a      	bhi.n	8001a5a <_printf_i+0x32>
 8001a44:	2f00      	cmp	r7, #0
 8001a46:	f000 80d8 	beq.w	8001bfa <_printf_i+0x1d2>
 8001a4a:	2f58      	cmp	r7, #88	; 0x58
 8001a4c:	f000 80a3 	beq.w	8001b96 <_printf_i+0x16e>
 8001a50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001a54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001a58:	e03a      	b.n	8001ad0 <_printf_i+0xa8>
 8001a5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001a5e:	2b15      	cmp	r3, #21
 8001a60:	d8f6      	bhi.n	8001a50 <_printf_i+0x28>
 8001a62:	a001      	add	r0, pc, #4	; (adr r0, 8001a68 <_printf_i+0x40>)
 8001a64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001a68:	08001ac1 	.word	0x08001ac1
 8001a6c:	08001ad5 	.word	0x08001ad5
 8001a70:	08001a51 	.word	0x08001a51
 8001a74:	08001a51 	.word	0x08001a51
 8001a78:	08001a51 	.word	0x08001a51
 8001a7c:	08001a51 	.word	0x08001a51
 8001a80:	08001ad5 	.word	0x08001ad5
 8001a84:	08001a51 	.word	0x08001a51
 8001a88:	08001a51 	.word	0x08001a51
 8001a8c:	08001a51 	.word	0x08001a51
 8001a90:	08001a51 	.word	0x08001a51
 8001a94:	08001be1 	.word	0x08001be1
 8001a98:	08001b05 	.word	0x08001b05
 8001a9c:	08001bc3 	.word	0x08001bc3
 8001aa0:	08001a51 	.word	0x08001a51
 8001aa4:	08001a51 	.word	0x08001a51
 8001aa8:	08001c03 	.word	0x08001c03
 8001aac:	08001a51 	.word	0x08001a51
 8001ab0:	08001b05 	.word	0x08001b05
 8001ab4:	08001a51 	.word	0x08001a51
 8001ab8:	08001a51 	.word	0x08001a51
 8001abc:	08001bcb 	.word	0x08001bcb
 8001ac0:	680b      	ldr	r3, [r1, #0]
 8001ac2:	1d1a      	adds	r2, r3, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	600a      	str	r2, [r1, #0]
 8001ac8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0a3      	b.n	8001c1c <_printf_i+0x1f4>
 8001ad4:	6825      	ldr	r5, [r4, #0]
 8001ad6:	6808      	ldr	r0, [r1, #0]
 8001ad8:	062e      	lsls	r6, r5, #24
 8001ada:	f100 0304 	add.w	r3, r0, #4
 8001ade:	d50a      	bpl.n	8001af6 <_printf_i+0xce>
 8001ae0:	6805      	ldr	r5, [r0, #0]
 8001ae2:	600b      	str	r3, [r1, #0]
 8001ae4:	2d00      	cmp	r5, #0
 8001ae6:	da03      	bge.n	8001af0 <_printf_i+0xc8>
 8001ae8:	232d      	movs	r3, #45	; 0x2d
 8001aea:	426d      	negs	r5, r5
 8001aec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001af0:	485e      	ldr	r0, [pc, #376]	; (8001c6c <_printf_i+0x244>)
 8001af2:	230a      	movs	r3, #10
 8001af4:	e019      	b.n	8001b2a <_printf_i+0x102>
 8001af6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001afa:	6805      	ldr	r5, [r0, #0]
 8001afc:	600b      	str	r3, [r1, #0]
 8001afe:	bf18      	it	ne
 8001b00:	b22d      	sxthne	r5, r5
 8001b02:	e7ef      	b.n	8001ae4 <_printf_i+0xbc>
 8001b04:	680b      	ldr	r3, [r1, #0]
 8001b06:	6825      	ldr	r5, [r4, #0]
 8001b08:	1d18      	adds	r0, r3, #4
 8001b0a:	6008      	str	r0, [r1, #0]
 8001b0c:	0628      	lsls	r0, r5, #24
 8001b0e:	d501      	bpl.n	8001b14 <_printf_i+0xec>
 8001b10:	681d      	ldr	r5, [r3, #0]
 8001b12:	e002      	b.n	8001b1a <_printf_i+0xf2>
 8001b14:	0669      	lsls	r1, r5, #25
 8001b16:	d5fb      	bpl.n	8001b10 <_printf_i+0xe8>
 8001b18:	881d      	ldrh	r5, [r3, #0]
 8001b1a:	4854      	ldr	r0, [pc, #336]	; (8001c6c <_printf_i+0x244>)
 8001b1c:	2f6f      	cmp	r7, #111	; 0x6f
 8001b1e:	bf0c      	ite	eq
 8001b20:	2308      	moveq	r3, #8
 8001b22:	230a      	movne	r3, #10
 8001b24:	2100      	movs	r1, #0
 8001b26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b2a:	6866      	ldr	r6, [r4, #4]
 8001b2c:	60a6      	str	r6, [r4, #8]
 8001b2e:	2e00      	cmp	r6, #0
 8001b30:	bfa2      	ittt	ge
 8001b32:	6821      	ldrge	r1, [r4, #0]
 8001b34:	f021 0104 	bicge.w	r1, r1, #4
 8001b38:	6021      	strge	r1, [r4, #0]
 8001b3a:	b90d      	cbnz	r5, 8001b40 <_printf_i+0x118>
 8001b3c:	2e00      	cmp	r6, #0
 8001b3e:	d04d      	beq.n	8001bdc <_printf_i+0x1b4>
 8001b40:	4616      	mov	r6, r2
 8001b42:	fbb5 f1f3 	udiv	r1, r5, r3
 8001b46:	fb03 5711 	mls	r7, r3, r1, r5
 8001b4a:	5dc7      	ldrb	r7, [r0, r7]
 8001b4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001b50:	462f      	mov	r7, r5
 8001b52:	42bb      	cmp	r3, r7
 8001b54:	460d      	mov	r5, r1
 8001b56:	d9f4      	bls.n	8001b42 <_printf_i+0x11a>
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d10b      	bne.n	8001b74 <_printf_i+0x14c>
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	07df      	lsls	r7, r3, #31
 8001b60:	d508      	bpl.n	8001b74 <_printf_i+0x14c>
 8001b62:	6923      	ldr	r3, [r4, #16]
 8001b64:	6861      	ldr	r1, [r4, #4]
 8001b66:	4299      	cmp	r1, r3
 8001b68:	bfde      	ittt	le
 8001b6a:	2330      	movle	r3, #48	; 0x30
 8001b6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001b74:	1b92      	subs	r2, r2, r6
 8001b76:	6122      	str	r2, [r4, #16]
 8001b78:	f8cd a000 	str.w	sl, [sp]
 8001b7c:	464b      	mov	r3, r9
 8001b7e:	aa03      	add	r2, sp, #12
 8001b80:	4621      	mov	r1, r4
 8001b82:	4640      	mov	r0, r8
 8001b84:	f7ff fee2 	bl	800194c <_printf_common>
 8001b88:	3001      	adds	r0, #1
 8001b8a:	d14c      	bne.n	8001c26 <_printf_i+0x1fe>
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	b004      	add	sp, #16
 8001b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b96:	4835      	ldr	r0, [pc, #212]	; (8001c6c <_printf_i+0x244>)
 8001b98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	680e      	ldr	r6, [r1, #0]
 8001ba0:	061f      	lsls	r7, r3, #24
 8001ba2:	f856 5b04 	ldr.w	r5, [r6], #4
 8001ba6:	600e      	str	r6, [r1, #0]
 8001ba8:	d514      	bpl.n	8001bd4 <_printf_i+0x1ac>
 8001baa:	07d9      	lsls	r1, r3, #31
 8001bac:	bf44      	itt	mi
 8001bae:	f043 0320 	orrmi.w	r3, r3, #32
 8001bb2:	6023      	strmi	r3, [r4, #0]
 8001bb4:	b91d      	cbnz	r5, 8001bbe <_printf_i+0x196>
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	f023 0320 	bic.w	r3, r3, #32
 8001bbc:	6023      	str	r3, [r4, #0]
 8001bbe:	2310      	movs	r3, #16
 8001bc0:	e7b0      	b.n	8001b24 <_printf_i+0xfc>
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	f043 0320 	orr.w	r3, r3, #32
 8001bc8:	6023      	str	r3, [r4, #0]
 8001bca:	2378      	movs	r3, #120	; 0x78
 8001bcc:	4828      	ldr	r0, [pc, #160]	; (8001c70 <_printf_i+0x248>)
 8001bce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001bd2:	e7e3      	b.n	8001b9c <_printf_i+0x174>
 8001bd4:	065e      	lsls	r6, r3, #25
 8001bd6:	bf48      	it	mi
 8001bd8:	b2ad      	uxthmi	r5, r5
 8001bda:	e7e6      	b.n	8001baa <_printf_i+0x182>
 8001bdc:	4616      	mov	r6, r2
 8001bde:	e7bb      	b.n	8001b58 <_printf_i+0x130>
 8001be0:	680b      	ldr	r3, [r1, #0]
 8001be2:	6826      	ldr	r6, [r4, #0]
 8001be4:	6960      	ldr	r0, [r4, #20]
 8001be6:	1d1d      	adds	r5, r3, #4
 8001be8:	600d      	str	r5, [r1, #0]
 8001bea:	0635      	lsls	r5, r6, #24
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	d501      	bpl.n	8001bf4 <_printf_i+0x1cc>
 8001bf0:	6018      	str	r0, [r3, #0]
 8001bf2:	e002      	b.n	8001bfa <_printf_i+0x1d2>
 8001bf4:	0671      	lsls	r1, r6, #25
 8001bf6:	d5fb      	bpl.n	8001bf0 <_printf_i+0x1c8>
 8001bf8:	8018      	strh	r0, [r3, #0]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	6123      	str	r3, [r4, #16]
 8001bfe:	4616      	mov	r6, r2
 8001c00:	e7ba      	b.n	8001b78 <_printf_i+0x150>
 8001c02:	680b      	ldr	r3, [r1, #0]
 8001c04:	1d1a      	adds	r2, r3, #4
 8001c06:	600a      	str	r2, [r1, #0]
 8001c08:	681e      	ldr	r6, [r3, #0]
 8001c0a:	6862      	ldr	r2, [r4, #4]
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4630      	mov	r0, r6
 8001c10:	f7fe faee 	bl	80001f0 <memchr>
 8001c14:	b108      	cbz	r0, 8001c1a <_printf_i+0x1f2>
 8001c16:	1b80      	subs	r0, r0, r6
 8001c18:	6060      	str	r0, [r4, #4]
 8001c1a:	6863      	ldr	r3, [r4, #4]
 8001c1c:	6123      	str	r3, [r4, #16]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c24:	e7a8      	b.n	8001b78 <_printf_i+0x150>
 8001c26:	6923      	ldr	r3, [r4, #16]
 8001c28:	4632      	mov	r2, r6
 8001c2a:	4649      	mov	r1, r9
 8001c2c:	4640      	mov	r0, r8
 8001c2e:	47d0      	blx	sl
 8001c30:	3001      	adds	r0, #1
 8001c32:	d0ab      	beq.n	8001b8c <_printf_i+0x164>
 8001c34:	6823      	ldr	r3, [r4, #0]
 8001c36:	079b      	lsls	r3, r3, #30
 8001c38:	d413      	bmi.n	8001c62 <_printf_i+0x23a>
 8001c3a:	68e0      	ldr	r0, [r4, #12]
 8001c3c:	9b03      	ldr	r3, [sp, #12]
 8001c3e:	4298      	cmp	r0, r3
 8001c40:	bfb8      	it	lt
 8001c42:	4618      	movlt	r0, r3
 8001c44:	e7a4      	b.n	8001b90 <_printf_i+0x168>
 8001c46:	2301      	movs	r3, #1
 8001c48:	4632      	mov	r2, r6
 8001c4a:	4649      	mov	r1, r9
 8001c4c:	4640      	mov	r0, r8
 8001c4e:	47d0      	blx	sl
 8001c50:	3001      	adds	r0, #1
 8001c52:	d09b      	beq.n	8001b8c <_printf_i+0x164>
 8001c54:	3501      	adds	r5, #1
 8001c56:	68e3      	ldr	r3, [r4, #12]
 8001c58:	9903      	ldr	r1, [sp, #12]
 8001c5a:	1a5b      	subs	r3, r3, r1
 8001c5c:	42ab      	cmp	r3, r5
 8001c5e:	dcf2      	bgt.n	8001c46 <_printf_i+0x21e>
 8001c60:	e7eb      	b.n	8001c3a <_printf_i+0x212>
 8001c62:	2500      	movs	r5, #0
 8001c64:	f104 0619 	add.w	r6, r4, #25
 8001c68:	e7f5      	b.n	8001c56 <_printf_i+0x22e>
 8001c6a:	bf00      	nop
 8001c6c:	0800230d 	.word	0x0800230d
 8001c70:	0800231e 	.word	0x0800231e

08001c74 <_sbrk_r>:
 8001c74:	b538      	push	{r3, r4, r5, lr}
 8001c76:	4d06      	ldr	r5, [pc, #24]	; (8001c90 <_sbrk_r+0x1c>)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	4608      	mov	r0, r1
 8001c7e:	602b      	str	r3, [r5, #0]
 8001c80:	f7fe fcc6 	bl	8000610 <_sbrk>
 8001c84:	1c43      	adds	r3, r0, #1
 8001c86:	d102      	bne.n	8001c8e <_sbrk_r+0x1a>
 8001c88:	682b      	ldr	r3, [r5, #0]
 8001c8a:	b103      	cbz	r3, 8001c8e <_sbrk_r+0x1a>
 8001c8c:	6023      	str	r3, [r4, #0]
 8001c8e:	bd38      	pop	{r3, r4, r5, pc}
 8001c90:	200002b8 	.word	0x200002b8

08001c94 <__sread>:
 8001c94:	b510      	push	{r4, lr}
 8001c96:	460c      	mov	r4, r1
 8001c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c9c:	f000 fab4 	bl	8002208 <_read_r>
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	bfab      	itete	ge
 8001ca4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001ca6:	89a3      	ldrhlt	r3, [r4, #12]
 8001ca8:	181b      	addge	r3, r3, r0
 8001caa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001cae:	bfac      	ite	ge
 8001cb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8001cb2:	81a3      	strhlt	r3, [r4, #12]
 8001cb4:	bd10      	pop	{r4, pc}

08001cb6 <__swrite>:
 8001cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cba:	461f      	mov	r7, r3
 8001cbc:	898b      	ldrh	r3, [r1, #12]
 8001cbe:	05db      	lsls	r3, r3, #23
 8001cc0:	4605      	mov	r5, r0
 8001cc2:	460c      	mov	r4, r1
 8001cc4:	4616      	mov	r6, r2
 8001cc6:	d505      	bpl.n	8001cd4 <__swrite+0x1e>
 8001cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f000 f9c8 	bl	8002064 <_lseek_r>
 8001cd4:	89a3      	ldrh	r3, [r4, #12]
 8001cd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001cda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001cde:	81a3      	strh	r3, [r4, #12]
 8001ce0:	4632      	mov	r2, r6
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001cea:	f000 b869 	b.w	8001dc0 <_write_r>

08001cee <__sseek>:
 8001cee:	b510      	push	{r4, lr}
 8001cf0:	460c      	mov	r4, r1
 8001cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cf6:	f000 f9b5 	bl	8002064 <_lseek_r>
 8001cfa:	1c43      	adds	r3, r0, #1
 8001cfc:	89a3      	ldrh	r3, [r4, #12]
 8001cfe:	bf15      	itete	ne
 8001d00:	6560      	strne	r0, [r4, #84]	; 0x54
 8001d02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001d06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001d0a:	81a3      	strheq	r3, [r4, #12]
 8001d0c:	bf18      	it	ne
 8001d0e:	81a3      	strhne	r3, [r4, #12]
 8001d10:	bd10      	pop	{r4, pc}

08001d12 <__sclose>:
 8001d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d16:	f000 b8d3 	b.w	8001ec0 <_close_r>
	...

08001d1c <__swbuf_r>:
 8001d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d1e:	460e      	mov	r6, r1
 8001d20:	4614      	mov	r4, r2
 8001d22:	4605      	mov	r5, r0
 8001d24:	b118      	cbz	r0, 8001d2e <__swbuf_r+0x12>
 8001d26:	6983      	ldr	r3, [r0, #24]
 8001d28:	b90b      	cbnz	r3, 8001d2e <__swbuf_r+0x12>
 8001d2a:	f7ff fbbb 	bl	80014a4 <__sinit>
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <__swbuf_r+0x98>)
 8001d30:	429c      	cmp	r4, r3
 8001d32:	d12b      	bne.n	8001d8c <__swbuf_r+0x70>
 8001d34:	686c      	ldr	r4, [r5, #4]
 8001d36:	69a3      	ldr	r3, [r4, #24]
 8001d38:	60a3      	str	r3, [r4, #8]
 8001d3a:	89a3      	ldrh	r3, [r4, #12]
 8001d3c:	071a      	lsls	r2, r3, #28
 8001d3e:	d52f      	bpl.n	8001da0 <__swbuf_r+0x84>
 8001d40:	6923      	ldr	r3, [r4, #16]
 8001d42:	b36b      	cbz	r3, 8001da0 <__swbuf_r+0x84>
 8001d44:	6923      	ldr	r3, [r4, #16]
 8001d46:	6820      	ldr	r0, [r4, #0]
 8001d48:	1ac0      	subs	r0, r0, r3
 8001d4a:	6963      	ldr	r3, [r4, #20]
 8001d4c:	b2f6      	uxtb	r6, r6
 8001d4e:	4283      	cmp	r3, r0
 8001d50:	4637      	mov	r7, r6
 8001d52:	dc04      	bgt.n	8001d5e <__swbuf_r+0x42>
 8001d54:	4621      	mov	r1, r4
 8001d56:	4628      	mov	r0, r5
 8001d58:	f000 f948 	bl	8001fec <_fflush_r>
 8001d5c:	bb30      	cbnz	r0, 8001dac <__swbuf_r+0x90>
 8001d5e:	68a3      	ldr	r3, [r4, #8]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	60a3      	str	r3, [r4, #8]
 8001d64:	6823      	ldr	r3, [r4, #0]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	6022      	str	r2, [r4, #0]
 8001d6a:	701e      	strb	r6, [r3, #0]
 8001d6c:	6963      	ldr	r3, [r4, #20]
 8001d6e:	3001      	adds	r0, #1
 8001d70:	4283      	cmp	r3, r0
 8001d72:	d004      	beq.n	8001d7e <__swbuf_r+0x62>
 8001d74:	89a3      	ldrh	r3, [r4, #12]
 8001d76:	07db      	lsls	r3, r3, #31
 8001d78:	d506      	bpl.n	8001d88 <__swbuf_r+0x6c>
 8001d7a:	2e0a      	cmp	r6, #10
 8001d7c:	d104      	bne.n	8001d88 <__swbuf_r+0x6c>
 8001d7e:	4621      	mov	r1, r4
 8001d80:	4628      	mov	r0, r5
 8001d82:	f000 f933 	bl	8001fec <_fflush_r>
 8001d86:	b988      	cbnz	r0, 8001dac <__swbuf_r+0x90>
 8001d88:	4638      	mov	r0, r7
 8001d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d8c:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <__swbuf_r+0x9c>)
 8001d8e:	429c      	cmp	r4, r3
 8001d90:	d101      	bne.n	8001d96 <__swbuf_r+0x7a>
 8001d92:	68ac      	ldr	r4, [r5, #8]
 8001d94:	e7cf      	b.n	8001d36 <__swbuf_r+0x1a>
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <__swbuf_r+0xa0>)
 8001d98:	429c      	cmp	r4, r3
 8001d9a:	bf08      	it	eq
 8001d9c:	68ec      	ldreq	r4, [r5, #12]
 8001d9e:	e7ca      	b.n	8001d36 <__swbuf_r+0x1a>
 8001da0:	4621      	mov	r1, r4
 8001da2:	4628      	mov	r0, r5
 8001da4:	f000 f81e 	bl	8001de4 <__swsetup_r>
 8001da8:	2800      	cmp	r0, #0
 8001daa:	d0cb      	beq.n	8001d44 <__swbuf_r+0x28>
 8001dac:	f04f 37ff 	mov.w	r7, #4294967295
 8001db0:	e7ea      	b.n	8001d88 <__swbuf_r+0x6c>
 8001db2:	bf00      	nop
 8001db4:	080022bc 	.word	0x080022bc
 8001db8:	080022dc 	.word	0x080022dc
 8001dbc:	0800229c 	.word	0x0800229c

08001dc0 <_write_r>:
 8001dc0:	b538      	push	{r3, r4, r5, lr}
 8001dc2:	4d07      	ldr	r5, [pc, #28]	; (8001de0 <_write_r+0x20>)
 8001dc4:	4604      	mov	r4, r0
 8001dc6:	4608      	mov	r0, r1
 8001dc8:	4611      	mov	r1, r2
 8001dca:	2200      	movs	r2, #0
 8001dcc:	602a      	str	r2, [r5, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	f7fe fbcd 	bl	800056e <_write>
 8001dd4:	1c43      	adds	r3, r0, #1
 8001dd6:	d102      	bne.n	8001dde <_write_r+0x1e>
 8001dd8:	682b      	ldr	r3, [r5, #0]
 8001dda:	b103      	cbz	r3, 8001dde <_write_r+0x1e>
 8001ddc:	6023      	str	r3, [r4, #0]
 8001dde:	bd38      	pop	{r3, r4, r5, pc}
 8001de0:	200002b8 	.word	0x200002b8

08001de4 <__swsetup_r>:
 8001de4:	4b32      	ldr	r3, [pc, #200]	; (8001eb0 <__swsetup_r+0xcc>)
 8001de6:	b570      	push	{r4, r5, r6, lr}
 8001de8:	681d      	ldr	r5, [r3, #0]
 8001dea:	4606      	mov	r6, r0
 8001dec:	460c      	mov	r4, r1
 8001dee:	b125      	cbz	r5, 8001dfa <__swsetup_r+0x16>
 8001df0:	69ab      	ldr	r3, [r5, #24]
 8001df2:	b913      	cbnz	r3, 8001dfa <__swsetup_r+0x16>
 8001df4:	4628      	mov	r0, r5
 8001df6:	f7ff fb55 	bl	80014a4 <__sinit>
 8001dfa:	4b2e      	ldr	r3, [pc, #184]	; (8001eb4 <__swsetup_r+0xd0>)
 8001dfc:	429c      	cmp	r4, r3
 8001dfe:	d10f      	bne.n	8001e20 <__swsetup_r+0x3c>
 8001e00:	686c      	ldr	r4, [r5, #4]
 8001e02:	89a3      	ldrh	r3, [r4, #12]
 8001e04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001e08:	0719      	lsls	r1, r3, #28
 8001e0a:	d42c      	bmi.n	8001e66 <__swsetup_r+0x82>
 8001e0c:	06dd      	lsls	r5, r3, #27
 8001e0e:	d411      	bmi.n	8001e34 <__swsetup_r+0x50>
 8001e10:	2309      	movs	r3, #9
 8001e12:	6033      	str	r3, [r6, #0]
 8001e14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001e18:	81a3      	strh	r3, [r4, #12]
 8001e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8001e1e:	e03e      	b.n	8001e9e <__swsetup_r+0xba>
 8001e20:	4b25      	ldr	r3, [pc, #148]	; (8001eb8 <__swsetup_r+0xd4>)
 8001e22:	429c      	cmp	r4, r3
 8001e24:	d101      	bne.n	8001e2a <__swsetup_r+0x46>
 8001e26:	68ac      	ldr	r4, [r5, #8]
 8001e28:	e7eb      	b.n	8001e02 <__swsetup_r+0x1e>
 8001e2a:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <__swsetup_r+0xd8>)
 8001e2c:	429c      	cmp	r4, r3
 8001e2e:	bf08      	it	eq
 8001e30:	68ec      	ldreq	r4, [r5, #12]
 8001e32:	e7e6      	b.n	8001e02 <__swsetup_r+0x1e>
 8001e34:	0758      	lsls	r0, r3, #29
 8001e36:	d512      	bpl.n	8001e5e <__swsetup_r+0x7a>
 8001e38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001e3a:	b141      	cbz	r1, 8001e4e <__swsetup_r+0x6a>
 8001e3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001e40:	4299      	cmp	r1, r3
 8001e42:	d002      	beq.n	8001e4a <__swsetup_r+0x66>
 8001e44:	4630      	mov	r0, r6
 8001e46:	f000 f98f 	bl	8002168 <_free_r>
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	6363      	str	r3, [r4, #52]	; 0x34
 8001e4e:	89a3      	ldrh	r3, [r4, #12]
 8001e50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001e54:	81a3      	strh	r3, [r4, #12]
 8001e56:	2300      	movs	r3, #0
 8001e58:	6063      	str	r3, [r4, #4]
 8001e5a:	6923      	ldr	r3, [r4, #16]
 8001e5c:	6023      	str	r3, [r4, #0]
 8001e5e:	89a3      	ldrh	r3, [r4, #12]
 8001e60:	f043 0308 	orr.w	r3, r3, #8
 8001e64:	81a3      	strh	r3, [r4, #12]
 8001e66:	6923      	ldr	r3, [r4, #16]
 8001e68:	b94b      	cbnz	r3, 8001e7e <__swsetup_r+0x9a>
 8001e6a:	89a3      	ldrh	r3, [r4, #12]
 8001e6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e74:	d003      	beq.n	8001e7e <__swsetup_r+0x9a>
 8001e76:	4621      	mov	r1, r4
 8001e78:	4630      	mov	r0, r6
 8001e7a:	f000 f929 	bl	80020d0 <__smakebuf_r>
 8001e7e:	89a0      	ldrh	r0, [r4, #12]
 8001e80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001e84:	f010 0301 	ands.w	r3, r0, #1
 8001e88:	d00a      	beq.n	8001ea0 <__swsetup_r+0xbc>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60a3      	str	r3, [r4, #8]
 8001e8e:	6963      	ldr	r3, [r4, #20]
 8001e90:	425b      	negs	r3, r3
 8001e92:	61a3      	str	r3, [r4, #24]
 8001e94:	6923      	ldr	r3, [r4, #16]
 8001e96:	b943      	cbnz	r3, 8001eaa <__swsetup_r+0xc6>
 8001e98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001e9c:	d1ba      	bne.n	8001e14 <__swsetup_r+0x30>
 8001e9e:	bd70      	pop	{r4, r5, r6, pc}
 8001ea0:	0781      	lsls	r1, r0, #30
 8001ea2:	bf58      	it	pl
 8001ea4:	6963      	ldrpl	r3, [r4, #20]
 8001ea6:	60a3      	str	r3, [r4, #8]
 8001ea8:	e7f4      	b.n	8001e94 <__swsetup_r+0xb0>
 8001eaa:	2000      	movs	r0, #0
 8001eac:	e7f7      	b.n	8001e9e <__swsetup_r+0xba>
 8001eae:	bf00      	nop
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	080022bc 	.word	0x080022bc
 8001eb8:	080022dc 	.word	0x080022dc
 8001ebc:	0800229c 	.word	0x0800229c

08001ec0 <_close_r>:
 8001ec0:	b538      	push	{r3, r4, r5, lr}
 8001ec2:	4d06      	ldr	r5, [pc, #24]	; (8001edc <_close_r+0x1c>)
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	4608      	mov	r0, r1
 8001eca:	602b      	str	r3, [r5, #0]
 8001ecc:	f7fe fb6b 	bl	80005a6 <_close>
 8001ed0:	1c43      	adds	r3, r0, #1
 8001ed2:	d102      	bne.n	8001eda <_close_r+0x1a>
 8001ed4:	682b      	ldr	r3, [r5, #0]
 8001ed6:	b103      	cbz	r3, 8001eda <_close_r+0x1a>
 8001ed8:	6023      	str	r3, [r4, #0]
 8001eda:	bd38      	pop	{r3, r4, r5, pc}
 8001edc:	200002b8 	.word	0x200002b8

08001ee0 <__sflush_r>:
 8001ee0:	898a      	ldrh	r2, [r1, #12]
 8001ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ee6:	4605      	mov	r5, r0
 8001ee8:	0710      	lsls	r0, r2, #28
 8001eea:	460c      	mov	r4, r1
 8001eec:	d458      	bmi.n	8001fa0 <__sflush_r+0xc0>
 8001eee:	684b      	ldr	r3, [r1, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	dc05      	bgt.n	8001f00 <__sflush_r+0x20>
 8001ef4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	dc02      	bgt.n	8001f00 <__sflush_r+0x20>
 8001efa:	2000      	movs	r0, #0
 8001efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f02:	2e00      	cmp	r6, #0
 8001f04:	d0f9      	beq.n	8001efa <__sflush_r+0x1a>
 8001f06:	2300      	movs	r3, #0
 8001f08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001f0c:	682f      	ldr	r7, [r5, #0]
 8001f0e:	602b      	str	r3, [r5, #0]
 8001f10:	d032      	beq.n	8001f78 <__sflush_r+0x98>
 8001f12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001f14:	89a3      	ldrh	r3, [r4, #12]
 8001f16:	075a      	lsls	r2, r3, #29
 8001f18:	d505      	bpl.n	8001f26 <__sflush_r+0x46>
 8001f1a:	6863      	ldr	r3, [r4, #4]
 8001f1c:	1ac0      	subs	r0, r0, r3
 8001f1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001f20:	b10b      	cbz	r3, 8001f26 <__sflush_r+0x46>
 8001f22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f24:	1ac0      	subs	r0, r0, r3
 8001f26:	2300      	movs	r3, #0
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f2c:	6a21      	ldr	r1, [r4, #32]
 8001f2e:	4628      	mov	r0, r5
 8001f30:	47b0      	blx	r6
 8001f32:	1c43      	adds	r3, r0, #1
 8001f34:	89a3      	ldrh	r3, [r4, #12]
 8001f36:	d106      	bne.n	8001f46 <__sflush_r+0x66>
 8001f38:	6829      	ldr	r1, [r5, #0]
 8001f3a:	291d      	cmp	r1, #29
 8001f3c:	d82c      	bhi.n	8001f98 <__sflush_r+0xb8>
 8001f3e:	4a2a      	ldr	r2, [pc, #168]	; (8001fe8 <__sflush_r+0x108>)
 8001f40:	40ca      	lsrs	r2, r1
 8001f42:	07d6      	lsls	r6, r2, #31
 8001f44:	d528      	bpl.n	8001f98 <__sflush_r+0xb8>
 8001f46:	2200      	movs	r2, #0
 8001f48:	6062      	str	r2, [r4, #4]
 8001f4a:	04d9      	lsls	r1, r3, #19
 8001f4c:	6922      	ldr	r2, [r4, #16]
 8001f4e:	6022      	str	r2, [r4, #0]
 8001f50:	d504      	bpl.n	8001f5c <__sflush_r+0x7c>
 8001f52:	1c42      	adds	r2, r0, #1
 8001f54:	d101      	bne.n	8001f5a <__sflush_r+0x7a>
 8001f56:	682b      	ldr	r3, [r5, #0]
 8001f58:	b903      	cbnz	r3, 8001f5c <__sflush_r+0x7c>
 8001f5a:	6560      	str	r0, [r4, #84]	; 0x54
 8001f5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f5e:	602f      	str	r7, [r5, #0]
 8001f60:	2900      	cmp	r1, #0
 8001f62:	d0ca      	beq.n	8001efa <__sflush_r+0x1a>
 8001f64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f68:	4299      	cmp	r1, r3
 8001f6a:	d002      	beq.n	8001f72 <__sflush_r+0x92>
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f000 f8fb 	bl	8002168 <_free_r>
 8001f72:	2000      	movs	r0, #0
 8001f74:	6360      	str	r0, [r4, #52]	; 0x34
 8001f76:	e7c1      	b.n	8001efc <__sflush_r+0x1c>
 8001f78:	6a21      	ldr	r1, [r4, #32]
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	4628      	mov	r0, r5
 8001f7e:	47b0      	blx	r6
 8001f80:	1c41      	adds	r1, r0, #1
 8001f82:	d1c7      	bne.n	8001f14 <__sflush_r+0x34>
 8001f84:	682b      	ldr	r3, [r5, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0c4      	beq.n	8001f14 <__sflush_r+0x34>
 8001f8a:	2b1d      	cmp	r3, #29
 8001f8c:	d001      	beq.n	8001f92 <__sflush_r+0xb2>
 8001f8e:	2b16      	cmp	r3, #22
 8001f90:	d101      	bne.n	8001f96 <__sflush_r+0xb6>
 8001f92:	602f      	str	r7, [r5, #0]
 8001f94:	e7b1      	b.n	8001efa <__sflush_r+0x1a>
 8001f96:	89a3      	ldrh	r3, [r4, #12]
 8001f98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f9c:	81a3      	strh	r3, [r4, #12]
 8001f9e:	e7ad      	b.n	8001efc <__sflush_r+0x1c>
 8001fa0:	690f      	ldr	r7, [r1, #16]
 8001fa2:	2f00      	cmp	r7, #0
 8001fa4:	d0a9      	beq.n	8001efa <__sflush_r+0x1a>
 8001fa6:	0793      	lsls	r3, r2, #30
 8001fa8:	680e      	ldr	r6, [r1, #0]
 8001faa:	bf08      	it	eq
 8001fac:	694b      	ldreq	r3, [r1, #20]
 8001fae:	600f      	str	r7, [r1, #0]
 8001fb0:	bf18      	it	ne
 8001fb2:	2300      	movne	r3, #0
 8001fb4:	eba6 0807 	sub.w	r8, r6, r7
 8001fb8:	608b      	str	r3, [r1, #8]
 8001fba:	f1b8 0f00 	cmp.w	r8, #0
 8001fbe:	dd9c      	ble.n	8001efa <__sflush_r+0x1a>
 8001fc0:	6a21      	ldr	r1, [r4, #32]
 8001fc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001fc4:	4643      	mov	r3, r8
 8001fc6:	463a      	mov	r2, r7
 8001fc8:	4628      	mov	r0, r5
 8001fca:	47b0      	blx	r6
 8001fcc:	2800      	cmp	r0, #0
 8001fce:	dc06      	bgt.n	8001fde <__sflush_r+0xfe>
 8001fd0:	89a3      	ldrh	r3, [r4, #12]
 8001fd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fd6:	81a3      	strh	r3, [r4, #12]
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fdc:	e78e      	b.n	8001efc <__sflush_r+0x1c>
 8001fde:	4407      	add	r7, r0
 8001fe0:	eba8 0800 	sub.w	r8, r8, r0
 8001fe4:	e7e9      	b.n	8001fba <__sflush_r+0xda>
 8001fe6:	bf00      	nop
 8001fe8:	20400001 	.word	0x20400001

08001fec <_fflush_r>:
 8001fec:	b538      	push	{r3, r4, r5, lr}
 8001fee:	690b      	ldr	r3, [r1, #16]
 8001ff0:	4605      	mov	r5, r0
 8001ff2:	460c      	mov	r4, r1
 8001ff4:	b913      	cbnz	r3, 8001ffc <_fflush_r+0x10>
 8001ff6:	2500      	movs	r5, #0
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	bd38      	pop	{r3, r4, r5, pc}
 8001ffc:	b118      	cbz	r0, 8002006 <_fflush_r+0x1a>
 8001ffe:	6983      	ldr	r3, [r0, #24]
 8002000:	b90b      	cbnz	r3, 8002006 <_fflush_r+0x1a>
 8002002:	f7ff fa4f 	bl	80014a4 <__sinit>
 8002006:	4b14      	ldr	r3, [pc, #80]	; (8002058 <_fflush_r+0x6c>)
 8002008:	429c      	cmp	r4, r3
 800200a:	d11b      	bne.n	8002044 <_fflush_r+0x58>
 800200c:	686c      	ldr	r4, [r5, #4]
 800200e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0ef      	beq.n	8001ff6 <_fflush_r+0xa>
 8002016:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002018:	07d0      	lsls	r0, r2, #31
 800201a:	d404      	bmi.n	8002026 <_fflush_r+0x3a>
 800201c:	0599      	lsls	r1, r3, #22
 800201e:	d402      	bmi.n	8002026 <_fflush_r+0x3a>
 8002020:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002022:	f7ff fadd 	bl	80015e0 <__retarget_lock_acquire_recursive>
 8002026:	4628      	mov	r0, r5
 8002028:	4621      	mov	r1, r4
 800202a:	f7ff ff59 	bl	8001ee0 <__sflush_r>
 800202e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002030:	07da      	lsls	r2, r3, #31
 8002032:	4605      	mov	r5, r0
 8002034:	d4e0      	bmi.n	8001ff8 <_fflush_r+0xc>
 8002036:	89a3      	ldrh	r3, [r4, #12]
 8002038:	059b      	lsls	r3, r3, #22
 800203a:	d4dd      	bmi.n	8001ff8 <_fflush_r+0xc>
 800203c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800203e:	f7ff fad0 	bl	80015e2 <__retarget_lock_release_recursive>
 8002042:	e7d9      	b.n	8001ff8 <_fflush_r+0xc>
 8002044:	4b05      	ldr	r3, [pc, #20]	; (800205c <_fflush_r+0x70>)
 8002046:	429c      	cmp	r4, r3
 8002048:	d101      	bne.n	800204e <_fflush_r+0x62>
 800204a:	68ac      	ldr	r4, [r5, #8]
 800204c:	e7df      	b.n	800200e <_fflush_r+0x22>
 800204e:	4b04      	ldr	r3, [pc, #16]	; (8002060 <_fflush_r+0x74>)
 8002050:	429c      	cmp	r4, r3
 8002052:	bf08      	it	eq
 8002054:	68ec      	ldreq	r4, [r5, #12]
 8002056:	e7da      	b.n	800200e <_fflush_r+0x22>
 8002058:	080022bc 	.word	0x080022bc
 800205c:	080022dc 	.word	0x080022dc
 8002060:	0800229c 	.word	0x0800229c

08002064 <_lseek_r>:
 8002064:	b538      	push	{r3, r4, r5, lr}
 8002066:	4d07      	ldr	r5, [pc, #28]	; (8002084 <_lseek_r+0x20>)
 8002068:	4604      	mov	r4, r0
 800206a:	4608      	mov	r0, r1
 800206c:	4611      	mov	r1, r2
 800206e:	2200      	movs	r2, #0
 8002070:	602a      	str	r2, [r5, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	f7fe fabe 	bl	80005f4 <_lseek>
 8002078:	1c43      	adds	r3, r0, #1
 800207a:	d102      	bne.n	8002082 <_lseek_r+0x1e>
 800207c:	682b      	ldr	r3, [r5, #0]
 800207e:	b103      	cbz	r3, 8002082 <_lseek_r+0x1e>
 8002080:	6023      	str	r3, [r4, #0]
 8002082:	bd38      	pop	{r3, r4, r5, pc}
 8002084:	200002b8 	.word	0x200002b8

08002088 <__swhatbuf_r>:
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	460e      	mov	r6, r1
 800208c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002090:	2900      	cmp	r1, #0
 8002092:	b096      	sub	sp, #88	; 0x58
 8002094:	4614      	mov	r4, r2
 8002096:	461d      	mov	r5, r3
 8002098:	da07      	bge.n	80020aa <__swhatbuf_r+0x22>
 800209a:	2300      	movs	r3, #0
 800209c:	602b      	str	r3, [r5, #0]
 800209e:	89b3      	ldrh	r3, [r6, #12]
 80020a0:	061a      	lsls	r2, r3, #24
 80020a2:	d410      	bmi.n	80020c6 <__swhatbuf_r+0x3e>
 80020a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020a8:	e00e      	b.n	80020c8 <__swhatbuf_r+0x40>
 80020aa:	466a      	mov	r2, sp
 80020ac:	f000 f8be 	bl	800222c <_fstat_r>
 80020b0:	2800      	cmp	r0, #0
 80020b2:	dbf2      	blt.n	800209a <__swhatbuf_r+0x12>
 80020b4:	9a01      	ldr	r2, [sp, #4]
 80020b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80020ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80020be:	425a      	negs	r2, r3
 80020c0:	415a      	adcs	r2, r3
 80020c2:	602a      	str	r2, [r5, #0]
 80020c4:	e7ee      	b.n	80020a4 <__swhatbuf_r+0x1c>
 80020c6:	2340      	movs	r3, #64	; 0x40
 80020c8:	2000      	movs	r0, #0
 80020ca:	6023      	str	r3, [r4, #0]
 80020cc:	b016      	add	sp, #88	; 0x58
 80020ce:	bd70      	pop	{r4, r5, r6, pc}

080020d0 <__smakebuf_r>:
 80020d0:	898b      	ldrh	r3, [r1, #12]
 80020d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020d4:	079d      	lsls	r5, r3, #30
 80020d6:	4606      	mov	r6, r0
 80020d8:	460c      	mov	r4, r1
 80020da:	d507      	bpl.n	80020ec <__smakebuf_r+0x1c>
 80020dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80020e0:	6023      	str	r3, [r4, #0]
 80020e2:	6123      	str	r3, [r4, #16]
 80020e4:	2301      	movs	r3, #1
 80020e6:	6163      	str	r3, [r4, #20]
 80020e8:	b002      	add	sp, #8
 80020ea:	bd70      	pop	{r4, r5, r6, pc}
 80020ec:	ab01      	add	r3, sp, #4
 80020ee:	466a      	mov	r2, sp
 80020f0:	f7ff ffca 	bl	8002088 <__swhatbuf_r>
 80020f4:	9900      	ldr	r1, [sp, #0]
 80020f6:	4605      	mov	r5, r0
 80020f8:	4630      	mov	r0, r6
 80020fa:	f7ff fa73 	bl	80015e4 <_malloc_r>
 80020fe:	b948      	cbnz	r0, 8002114 <__smakebuf_r+0x44>
 8002100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002104:	059a      	lsls	r2, r3, #22
 8002106:	d4ef      	bmi.n	80020e8 <__smakebuf_r+0x18>
 8002108:	f023 0303 	bic.w	r3, r3, #3
 800210c:	f043 0302 	orr.w	r3, r3, #2
 8002110:	81a3      	strh	r3, [r4, #12]
 8002112:	e7e3      	b.n	80020dc <__smakebuf_r+0xc>
 8002114:	4b0d      	ldr	r3, [pc, #52]	; (800214c <__smakebuf_r+0x7c>)
 8002116:	62b3      	str	r3, [r6, #40]	; 0x28
 8002118:	89a3      	ldrh	r3, [r4, #12]
 800211a:	6020      	str	r0, [r4, #0]
 800211c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002120:	81a3      	strh	r3, [r4, #12]
 8002122:	9b00      	ldr	r3, [sp, #0]
 8002124:	6163      	str	r3, [r4, #20]
 8002126:	9b01      	ldr	r3, [sp, #4]
 8002128:	6120      	str	r0, [r4, #16]
 800212a:	b15b      	cbz	r3, 8002144 <__smakebuf_r+0x74>
 800212c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002130:	4630      	mov	r0, r6
 8002132:	f000 f88d 	bl	8002250 <_isatty_r>
 8002136:	b128      	cbz	r0, 8002144 <__smakebuf_r+0x74>
 8002138:	89a3      	ldrh	r3, [r4, #12]
 800213a:	f023 0303 	bic.w	r3, r3, #3
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	81a3      	strh	r3, [r4, #12]
 8002144:	89a0      	ldrh	r0, [r4, #12]
 8002146:	4305      	orrs	r5, r0
 8002148:	81a5      	strh	r5, [r4, #12]
 800214a:	e7cd      	b.n	80020e8 <__smakebuf_r+0x18>
 800214c:	0800143d 	.word	0x0800143d

08002150 <__malloc_lock>:
 8002150:	4801      	ldr	r0, [pc, #4]	; (8002158 <__malloc_lock+0x8>)
 8002152:	f7ff ba45 	b.w	80015e0 <__retarget_lock_acquire_recursive>
 8002156:	bf00      	nop
 8002158:	200002b0 	.word	0x200002b0

0800215c <__malloc_unlock>:
 800215c:	4801      	ldr	r0, [pc, #4]	; (8002164 <__malloc_unlock+0x8>)
 800215e:	f7ff ba40 	b.w	80015e2 <__retarget_lock_release_recursive>
 8002162:	bf00      	nop
 8002164:	200002b0 	.word	0x200002b0

08002168 <_free_r>:
 8002168:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800216a:	2900      	cmp	r1, #0
 800216c:	d048      	beq.n	8002200 <_free_r+0x98>
 800216e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002172:	9001      	str	r0, [sp, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	f1a1 0404 	sub.w	r4, r1, #4
 800217a:	bfb8      	it	lt
 800217c:	18e4      	addlt	r4, r4, r3
 800217e:	f7ff ffe7 	bl	8002150 <__malloc_lock>
 8002182:	4a20      	ldr	r2, [pc, #128]	; (8002204 <_free_r+0x9c>)
 8002184:	9801      	ldr	r0, [sp, #4]
 8002186:	6813      	ldr	r3, [r2, #0]
 8002188:	4615      	mov	r5, r2
 800218a:	b933      	cbnz	r3, 800219a <_free_r+0x32>
 800218c:	6063      	str	r3, [r4, #4]
 800218e:	6014      	str	r4, [r2, #0]
 8002190:	b003      	add	sp, #12
 8002192:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002196:	f7ff bfe1 	b.w	800215c <__malloc_unlock>
 800219a:	42a3      	cmp	r3, r4
 800219c:	d90b      	bls.n	80021b6 <_free_r+0x4e>
 800219e:	6821      	ldr	r1, [r4, #0]
 80021a0:	1862      	adds	r2, r4, r1
 80021a2:	4293      	cmp	r3, r2
 80021a4:	bf04      	itt	eq
 80021a6:	681a      	ldreq	r2, [r3, #0]
 80021a8:	685b      	ldreq	r3, [r3, #4]
 80021aa:	6063      	str	r3, [r4, #4]
 80021ac:	bf04      	itt	eq
 80021ae:	1852      	addeq	r2, r2, r1
 80021b0:	6022      	streq	r2, [r4, #0]
 80021b2:	602c      	str	r4, [r5, #0]
 80021b4:	e7ec      	b.n	8002190 <_free_r+0x28>
 80021b6:	461a      	mov	r2, r3
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	b10b      	cbz	r3, 80021c0 <_free_r+0x58>
 80021bc:	42a3      	cmp	r3, r4
 80021be:	d9fa      	bls.n	80021b6 <_free_r+0x4e>
 80021c0:	6811      	ldr	r1, [r2, #0]
 80021c2:	1855      	adds	r5, r2, r1
 80021c4:	42a5      	cmp	r5, r4
 80021c6:	d10b      	bne.n	80021e0 <_free_r+0x78>
 80021c8:	6824      	ldr	r4, [r4, #0]
 80021ca:	4421      	add	r1, r4
 80021cc:	1854      	adds	r4, r2, r1
 80021ce:	42a3      	cmp	r3, r4
 80021d0:	6011      	str	r1, [r2, #0]
 80021d2:	d1dd      	bne.n	8002190 <_free_r+0x28>
 80021d4:	681c      	ldr	r4, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	6053      	str	r3, [r2, #4]
 80021da:	4421      	add	r1, r4
 80021dc:	6011      	str	r1, [r2, #0]
 80021de:	e7d7      	b.n	8002190 <_free_r+0x28>
 80021e0:	d902      	bls.n	80021e8 <_free_r+0x80>
 80021e2:	230c      	movs	r3, #12
 80021e4:	6003      	str	r3, [r0, #0]
 80021e6:	e7d3      	b.n	8002190 <_free_r+0x28>
 80021e8:	6825      	ldr	r5, [r4, #0]
 80021ea:	1961      	adds	r1, r4, r5
 80021ec:	428b      	cmp	r3, r1
 80021ee:	bf04      	itt	eq
 80021f0:	6819      	ldreq	r1, [r3, #0]
 80021f2:	685b      	ldreq	r3, [r3, #4]
 80021f4:	6063      	str	r3, [r4, #4]
 80021f6:	bf04      	itt	eq
 80021f8:	1949      	addeq	r1, r1, r5
 80021fa:	6021      	streq	r1, [r4, #0]
 80021fc:	6054      	str	r4, [r2, #4]
 80021fe:	e7c7      	b.n	8002190 <_free_r+0x28>
 8002200:	b003      	add	sp, #12
 8002202:	bd30      	pop	{r4, r5, pc}
 8002204:	2000008c 	.word	0x2000008c

08002208 <_read_r>:
 8002208:	b538      	push	{r3, r4, r5, lr}
 800220a:	4d07      	ldr	r5, [pc, #28]	; (8002228 <_read_r+0x20>)
 800220c:	4604      	mov	r4, r0
 800220e:	4608      	mov	r0, r1
 8002210:	4611      	mov	r1, r2
 8002212:	2200      	movs	r2, #0
 8002214:	602a      	str	r2, [r5, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	f7fe f98c 	bl	8000534 <_read>
 800221c:	1c43      	adds	r3, r0, #1
 800221e:	d102      	bne.n	8002226 <_read_r+0x1e>
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	b103      	cbz	r3, 8002226 <_read_r+0x1e>
 8002224:	6023      	str	r3, [r4, #0]
 8002226:	bd38      	pop	{r3, r4, r5, pc}
 8002228:	200002b8 	.word	0x200002b8

0800222c <_fstat_r>:
 800222c:	b538      	push	{r3, r4, r5, lr}
 800222e:	4d07      	ldr	r5, [pc, #28]	; (800224c <_fstat_r+0x20>)
 8002230:	2300      	movs	r3, #0
 8002232:	4604      	mov	r4, r0
 8002234:	4608      	mov	r0, r1
 8002236:	4611      	mov	r1, r2
 8002238:	602b      	str	r3, [r5, #0]
 800223a:	f7fe f9c0 	bl	80005be <_fstat>
 800223e:	1c43      	adds	r3, r0, #1
 8002240:	d102      	bne.n	8002248 <_fstat_r+0x1c>
 8002242:	682b      	ldr	r3, [r5, #0]
 8002244:	b103      	cbz	r3, 8002248 <_fstat_r+0x1c>
 8002246:	6023      	str	r3, [r4, #0]
 8002248:	bd38      	pop	{r3, r4, r5, pc}
 800224a:	bf00      	nop
 800224c:	200002b8 	.word	0x200002b8

08002250 <_isatty_r>:
 8002250:	b538      	push	{r3, r4, r5, lr}
 8002252:	4d06      	ldr	r5, [pc, #24]	; (800226c <_isatty_r+0x1c>)
 8002254:	2300      	movs	r3, #0
 8002256:	4604      	mov	r4, r0
 8002258:	4608      	mov	r0, r1
 800225a:	602b      	str	r3, [r5, #0]
 800225c:	f7fe f9bf 	bl	80005de <_isatty>
 8002260:	1c43      	adds	r3, r0, #1
 8002262:	d102      	bne.n	800226a <_isatty_r+0x1a>
 8002264:	682b      	ldr	r3, [r5, #0]
 8002266:	b103      	cbz	r3, 800226a <_isatty_r+0x1a>
 8002268:	6023      	str	r3, [r4, #0]
 800226a:	bd38      	pop	{r3, r4, r5, pc}
 800226c:	200002b8 	.word	0x200002b8

08002270 <_init>:
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002272:	bf00      	nop
 8002274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002276:	bc08      	pop	{r3}
 8002278:	469e      	mov	lr, r3
 800227a:	4770      	bx	lr

0800227c <_fini>:
 800227c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800227e:	bf00      	nop
 8002280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002282:	bc08      	pop	{r3}
 8002284:	469e      	mov	lr, r3
 8002286:	4770      	bx	lr
