

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x55b563445865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a438..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a434..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a424..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a420..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a41c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a418..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a414..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a410..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a40c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b563445865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 241429
gpu_sim_insn = 104595456
gpu_ipc =     433.2348
gpu_tot_sim_cycle = 241429
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     433.2348
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.3450% 
gpu_tot_occupancy = 60.3450% 
max_total_param_size = 0
gpu_stall_dramfull = 802
gpu_stall_icnt2sh    = 495
partiton_level_parallism =       1.4850
partiton_level_parallism_total  =       1.4850
partiton_level_parallism_util =       1.8805
partiton_level_parallism_util_total  =       1.8805
L2_BW  =      57.0218 GB/Sec
L2_BW_total  =      57.0218 GB/Sec
gpu_total_sim_rate=522977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3298
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 822
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 169259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 292807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 587012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113866
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 822
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 586942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 134491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 292807
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8457
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115482	W0_Idle:25032	W0_Scoreboard:3779010	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2342456 {8:292807,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46849120 {40:1171228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a438..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a434..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a424..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a420..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a41c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a418..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a414..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a410..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a40c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b563445865 (mode=performance simulation) on stream 0
maxmflatency = 429 
max_icnt2mem_latency = 561 
maxmrqlatency = 93 
max_icnt2sh_latency = 174 
averagemflatency = 186 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 20 
mrq_lat_table:220045 	22632 	50553 	246331 	43427 	6596 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	41929 	1157000 	234503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	69 	10 	301529 	33462 	19404 	3921 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220875 	494863 	450922 	236379 	29933 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	478 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        80        72        72        64        72        72       124       120       120       112        48        36        48        48        48        64 
dram[1]:        80        64        64        80        72        80       120       120       116       112        48        48        48        48        60        60 
dram[2]:        80        64        64        72        72        64       120       124       112       120        40        44        48        36        64        48 
dram[3]:        64        68        72        56        80        64       120       120       112       116        48        56        56        40        68        56 
dram[4]:        80        64        80        64        72        72       124       120       120       112        48        48        48        32        56        56 
dram[5]:        80        60        60        64        68        72       120       120       116       112        60        44        48        56        64        56 
maximum service time to same row:
dram[0]:      9536     10547     11163     11353     10004      9880      6761      7974      9205     16649     11175     11828     11452     11538     19424     19610 
dram[1]:      9321      9736     10796     10796     10782      9643      7472      8605     10625     16763     12512     11330     10991     11391     19424     19601 
dram[2]:      8972      9078     11057     11563      8077      8284      8862      6471     10703     16457     10628     10539     11232     10248     19541     19142 
dram[3]:      9933      8460     11598     10988     10007      9739      9699      6987      9333     16450      9773     11324     11402     10508     19510     19257 
dram[4]:     10336     10090     11277     11135     10182      8354      8063      7209     16238     16598     12415      9431     11107     10892     19282     19336 
dram[5]:     10309      9085     11129     11199      9972      9934      8091      8667     16505     16717     11234     10063     11416      9877     19427     19499 
average row accesses per activate:
dram[0]:  4.299376  4.469402  4.237834  4.417497  4.296711  4.366477  4.305555  4.392933  4.390625  4.368085  4.350677  4.461538  4.313031  4.179945  4.149346  4.379185 
dram[1]:  4.456241  4.513120  4.213751  4.437545  4.342776  4.564636  4.347096  4.395760  4.260660  4.541974  4.495941  4.534624  4.171233  4.371593  4.102110  4.374002 
dram[2]:  4.530999  4.293629  4.353976  4.289382  4.430636  4.225430  4.310464  4.206242  4.323796  4.205601  4.453217  4.300848  4.246518  4.099596  4.057278  4.141975 
dram[3]:  4.514161  4.175202  4.522628  4.270718  4.453159  4.234321  4.524399  4.194726  4.539194  4.201772  4.529368  4.322214  4.509978  4.198347  4.355748  4.151307 
dram[4]:  4.231607  4.301730  4.325419  4.263267  4.304895  4.243262  4.337989  4.231607  4.333099  4.346290  4.494465  4.365592  4.256123  4.172367  4.243491  4.192763 
dram[5]:  4.412518  4.493111  4.343137  4.391921  4.308339  4.407461  4.263917  4.453047  4.267313  4.480000  4.438776  4.504438  4.258561  4.410108  4.205164  4.271054 
average row locality = 589646/136093 = 4.332670
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1310      1318      1256      1256      1344      1344      1300      1302      1336      1348      1388      1388      1298      1282 
dram[1]:      1344      1344      1316      1306      1256      1256      1344      1344      1302      1304      1336      1348      1388      1388      1292      1294 
dram[2]:      1344      1344      1318      1306      1256      1264      1344      1344      1304      1298      1336      1348      1388      1384      1290      1294 
dram[3]:      1344      1344      1312      1312      1256      1264      1344      1344      1304      1296      1336      1348      1388      1384      1296      1288 
dram[4]:      1344      1344      1308      1316      1256      1264      1344      1344      1300      1292      1348      1348      1388      1384      1292      1282 
dram[5]:      1344      1344      1308      1306      1256      1264      1344      1344      1300      1296      1348      1348      1388      1384      1292      1294 
total dram writes = 126956
bank skew: 1388/1256 = 1.11
chip skew: 21162/21154 = 1.00
average mf latency per bank:
dram[0]:       2046      2158      2093      2162      2111      2263      2073      2197      2120      2173      2012      2124      1948      2016      2051      2155
dram[1]:       2165      2089      2124      2081      2279      2171      2187      2067      2174      2071      2154      2026      2048      1940      2149      2029
dram[2]:       2170      2044      2141      2098      2238      2132      2191      2084      2168      2101      2157      1994      2028      1961      2134      2070
dram[3]:       2089      2179      2073      2165      2152      2241      2069      2163      2077      2159      2031      2122      1943      2043      2027      2139
dram[4]:       2034      2180      2128      2149      2133      2221      2087      2188      2111      2192      1997      2119      1946      2036      2052      2162
dram[5]:       2172      2080      2175      2063      2263      2158      2196      2052      2180      2083      2109      2003      2022      1956      2130      2046
maximum mf latency per bank:
dram[0]:        334       363       362       375       346       363       349       384       354       360       334       338       339       371       341       352
dram[1]:        357       356       351       351       359       332       359       364       334       349       373       387       352       385       366       351
dram[2]:        370       351       364       351       371       369       376       356       344       337       374       383       375       375       361       337
dram[3]:        368       374       344       363       324       350       360       370       348       381       354       384       343       366       329       358
dram[4]:        355       376       369       332       342       345       370       369       336       339       338       364       330       357       324       367
dram[5]:        425       353       429       342       346       364       416       334       332       342       391       344       368       358       354       342
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=591294 n_act=22670 n_pre=22654 n_ref_event=94237574495824 n_req=98267 n_rd=87688 n_rd_L2_A=0 n_write=0 n_wr_bk=21158 bw_util=0.2928
n_activity=612182 dram_eff=0.3556
bk0: 5532a 682105i bk1: 5536a 682190i bk2: 5528a 680544i bk3: 5552a 681646i bk4: 5512a 680937i bk5: 5520a 681908i bk6: 5528a 680333i bk7: 5544a 679473i bk8: 5532a 681541i bk9: 5508a 682236i bk10: 5436a 680631i bk11: 5416a 682648i bk12: 5396a 682318i bk13: 5392a 680658i bk14: 5380a 681997i bk15: 5376a 683558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769302
Row_Buffer_Locality_read = 0.818481
Row_Buffer_Locality_write = 0.361660
Bank_Level_Parallism = 2.002844
Bank_Level_Parallism_Col = 0.671268
Bank_Level_Parallism_Ready = 1.125476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.292755 
total_CMD = 743599 
util_bw = 217692 
Wasted_Col = 231338 
Wasted_Row = 90588 
Idle = 203981 

BW Util Bottlenecks: 
RCDc_limit = 136386 
RCDWRc_limit = 31813 
WTRc_limit = 48763 
RTWc_limit = 92860 
CCDLc_limit = 75568 
rwq = 0 
CCDLc_limit_alone = 61633 
WTRc_limit_alone = 46195 
RTWc_limit_alone = 81493 

Commands details: 
total_CMD = 743599 
n_nop = 591294 
Read = 87688 
Write = 0 
L2_Alloc = 0 
L2_WB = 21158 
n_act = 22670 
n_pre = 22654 
n_ref = 94237574495824 
n_req = 98267 
total_req = 108846 

Dual Bus Interface Util: 
issued_total_row = 45324 
issued_total_col = 108846 
Row_Bus_Util =  0.060952 
CoL_Bus_Util = 0.146377 
Either_Row_CoL_Bus_Util = 0.204821 
Issued_on_Two_Bus_Simul_Util = 0.002508 
issued_two_Eff = 0.012245 
queue_avg = 2.657494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.65749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=591721 n_act=22448 n_pre=22432 n_ref_event=94237575342192 n_req=98297 n_rd=87716 n_rd_L2_A=0 n_write=0 n_wr_bk=21162 bw_util=0.2928
n_activity=608195 dram_eff=0.358
bk0: 5540a 682120i bk1: 5520a 683494i bk2: 5532a 679775i bk3: 5564a 681987i bk4: 5504a 681847i bk5: 5516a 683783i bk6: 5540a 681264i bk7: 5548a 680951i bk8: 5544a 680338i bk9: 5516a 682769i bk10: 5424a 683154i bk11: 5416a 683957i bk12: 5396a 680371i bk13: 5400a 680895i bk14: 5380a 680672i bk15: 5376a 683430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771631
Row_Buffer_Locality_read = 0.820797
Row_Buffer_Locality_write = 0.364049
Bank_Level_Parallism = 1.997492
Bank_Level_Parallism_Col = 1.651786
Bank_Level_Parallism_Ready = 1.122249
write_to_read_ratio_blp_rw_average = 0.307626
GrpLevelPara = 1.427477 

BW Util details:
bwutil = 0.292841 
total_CMD = 743599 
util_bw = 217756 
Wasted_Col = 230780 
Wasted_Row = 89271 
Idle = 205792 

BW Util Bottlenecks: 
RCDc_limit = 134435 
RCDWRc_limit = 31612 
WTRc_limit = 49969 
RTWc_limit = 91859 
CCDLc_limit = 75895 
rwq = 0 
CCDLc_limit_alone = 61305 
WTRc_limit_alone = 47342 
RTWc_limit_alone = 79896 

Commands details: 
total_CMD = 743599 
n_nop = 591721 
Read = 87716 
Write = 0 
L2_Alloc = 0 
L2_WB = 21162 
n_act = 22448 
n_pre = 22432 
n_ref = 94237575342192 
n_req = 98297 
total_req = 108878 

Dual Bus Interface Util: 
issued_total_row = 44880 
issued_total_col = 108878 
Row_Bus_Util =  0.060355 
CoL_Bus_Util = 0.146420 
Either_Row_CoL_Bus_Util = 0.204247 
Issued_on_Two_Bus_Simul_Util = 0.002528 
issued_two_Eff = 0.012378 
queue_avg = 2.679729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.67973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=590710 n_act=22978 n_pre=22962 n_ref_event=0 n_req=98265 n_rd=87684 n_rd_L2_A=0 n_write=0 n_wr_bk=21162 bw_util=0.2928
n_activity=612449 dram_eff=0.3554
bk0: 5540a 681925i bk1: 5528a 680093i bk2: 5528a 681543i bk3: 5528a 681172i bk4: 5504a 683671i bk5: 5516a 680464i bk6: 5548a 680987i bk7: 5528a 680207i bk8: 5544a 680425i bk9: 5508a 680575i bk10: 5424a 682117i bk11: 5416a 681547i bk12: 5404a 680374i bk13: 5400a 679597i bk14: 5376a 680800i bk15: 5392a 681828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766163
Row_Buffer_Locality_read = 0.816443
Row_Buffer_Locality_write = 0.349494
Bank_Level_Parallism = 2.011996
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.126678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.292755 
total_CMD = 743599 
util_bw = 217692 
Wasted_Col = 232713 
Wasted_Row = 90339 
Idle = 202855 

BW Util Bottlenecks: 
RCDc_limit = 137656 
RCDWRc_limit = 32463 
WTRc_limit = 50373 
RTWc_limit = 92519 
CCDLc_limit = 74930 
rwq = 0 
CCDLc_limit_alone = 61117 
WTRc_limit_alone = 47746 
RTWc_limit_alone = 81333 

Commands details: 
total_CMD = 743599 
n_nop = 590710 
Read = 87684 
Write = 0 
L2_Alloc = 0 
L2_WB = 21162 
n_act = 22978 
n_pre = 22962 
n_ref = 0 
n_req = 98265 
total_req = 108846 

Dual Bus Interface Util: 
issued_total_row = 45940 
issued_total_col = 108846 
Row_Bus_Util =  0.061781 
CoL_Bus_Util = 0.146377 
Either_Row_CoL_Bus_Util = 0.205607 
Issued_on_Two_Bus_Simul_Util = 0.002551 
issued_two_Eff = 0.012408 
queue_avg = 2.654846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.65485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=591400 n_act=22587 n_pre=22571 n_ref_event=0 n_req=98284 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.2928
n_activity=613813 dram_eff=0.3547
bk0: 5544a 682230i bk1: 5524a 679661i bk2: 5540a 681946i bk3: 5528a 681482i bk4: 5504a 682921i bk5: 5512a 681166i bk6: 5540a 681030i bk7: 5532a 679078i bk8: 5544a 682307i bk9: 5516a 679956i bk10: 5424a 683219i bk11: 5416a 681828i bk12: 5408a 681853i bk13: 5404a 680755i bk14: 5376a 683714i bk15: 5392a 682096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770186
Row_Buffer_Locality_read = 0.818971
Row_Buffer_Locality_write = 0.365784
Bank_Level_Parallism = 1.996593
Bank_Level_Parallism_Col = 1.656502
Bank_Level_Parallism_Ready = 1.129233
write_to_read_ratio_blp_rw_average = 0.306886
GrpLevelPara = 1.430248 

BW Util details:
bwutil = 0.292803 
total_CMD = 743599 
util_bw = 217728 
Wasted_Col = 231705 
Wasted_Row = 91395 
Idle = 202771 

BW Util Bottlenecks: 
RCDc_limit = 136328 
RCDWRc_limit = 31957 
WTRc_limit = 48507 
RTWc_limit = 92341 
CCDLc_limit = 75826 
rwq = 0 
CCDLc_limit_alone = 61516 
WTRc_limit_alone = 45892 
RTWc_limit_alone = 80646 

Commands details: 
total_CMD = 743599 
n_nop = 591400 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 22587 
n_pre = 22571 
n_ref = 0 
n_req = 98284 
total_req = 108864 

Dual Bus Interface Util: 
issued_total_row = 45158 
issued_total_col = 108864 
Row_Bus_Util =  0.060729 
CoL_Bus_Util = 0.146401 
Either_Row_CoL_Bus_Util = 0.204679 
Issued_on_Two_Bus_Simul_Util = 0.002452 
issued_two_Eff = 0.011978 
queue_avg = 2.676533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.67653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 241518 -   mf: uid=3876610, sid4294967295:w4294967295, part=4, addr=0xc16f6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (241418), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=590831 n_act=22910 n_pre=22894 n_ref_event=227392 n_req=98261 n_rd=87684 n_rd_L2_A=0 n_write=0 n_wr_bk=21154 bw_util=0.2927
n_activity=611296 dram_eff=0.3561
bk0: 5540a 680589i bk1: 5544a 680647i bk2: 5540a 680972i bk3: 5528a 679067i bk4: 5528a 682294i bk5: 5508a 681390i bk6: 5540a 680835i bk7: 5540a 679841i bk8: 5516a 681603i bk9: 5504a 681320i bk10: 5416a 682830i bk11: 5416a 682437i bk12: 5388a 681004i bk13: 5408a 679779i bk14: 5384a 681712i bk15: 5384a 682687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766845
Row_Buffer_Locality_read = 0.816147
Row_Buffer_Locality_write = 0.358136
Bank_Level_Parallism = 2.010675
Bank_Level_Parallism_Col = 1.656205
Bank_Level_Parallism_Ready = 1.130854
write_to_read_ratio_blp_rw_average = 0.304547
GrpLevelPara = 1.431994 

BW Util details:
bwutil = 0.292733 
total_CMD = 743599 
util_bw = 217676 
Wasted_Col = 232481 
Wasted_Row = 90119 
Idle = 203323 

BW Util Bottlenecks: 
RCDc_limit = 137583 
RCDWRc_limit = 32160 
WTRc_limit = 50842 
RTWc_limit = 91425 
CCDLc_limit = 75012 
rwq = 0 
CCDLc_limit_alone = 61073 
WTRc_limit_alone = 48106 
RTWc_limit_alone = 80222 

Commands details: 
total_CMD = 743599 
n_nop = 590831 
Read = 87684 
Write = 0 
L2_Alloc = 0 
L2_WB = 21154 
n_act = 22910 
n_pre = 22894 
n_ref = 227392 
n_req = 98261 
total_req = 108838 

Dual Bus Interface Util: 
issued_total_row = 45804 
issued_total_col = 108838 
Row_Bus_Util =  0.061598 
CoL_Bus_Util = 0.146367 
Either_Row_CoL_Bus_Util = 0.205444 
Issued_on_Two_Bus_Simul_Util = 0.002520 
issued_two_Eff = 0.012267 
queue_avg = 2.680154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.68015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=743599 n_nop=591587 n_act=22500 n_pre=22484 n_ref_event=0 n_req=98272 n_rd=87692 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.2928
n_activity=611943 dram_eff=0.3558
bk0: 5532a 681268i bk1: 5524a 682416i bk2: 5548a 681465i bk3: 5544a 681237i bk4: 5520a 681727i bk5: 5512a 682573i bk6: 5532a 680166i bk7: 5540a 682184i bk8: 5512a 680446i bk9: 5512a 682722i bk10: 5416a 682979i bk11: 5416a 682150i bk12: 5400a 681018i bk13: 5416a 682002i bk14: 5380a 682658i bk15: 5388a 682247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771044
Row_Buffer_Locality_read = 0.820063
Row_Buffer_Locality_write = 0.364745
Bank_Level_Parallism = 1.995236
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.126463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.292771 
total_CMD = 743599 
util_bw = 217704 
Wasted_Col = 231003 
Wasted_Row = 90717 
Idle = 204175 

BW Util Bottlenecks: 
RCDc_limit = 135507 
RCDWRc_limit = 31715 
WTRc_limit = 48608 
RTWc_limit = 92259 
CCDLc_limit = 75740 
rwq = 0 
CCDLc_limit_alone = 61700 
WTRc_limit_alone = 46111 
RTWc_limit_alone = 80716 

Commands details: 
total_CMD = 743599 
n_nop = 591587 
Read = 87692 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 22500 
n_pre = 22484 
n_ref = 0 
n_req = 98272 
total_req = 108852 

Dual Bus Interface Util: 
issued_total_row = 44984 
issued_total_col = 108852 
Row_Bus_Util =  0.060495 
CoL_Bus_Util = 0.146385 
Either_Row_CoL_Bus_Util = 0.204427 
Issued_on_Two_Bus_Simul_Util = 0.002453 
issued_two_Eff = 0.011999 
queue_avg = 2.658308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.65831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117228, Miss = 65684, Miss_rate = 0.560, Pending_hits = 1445, Reservation_fails = 1068
L2_cache_bank[1]: Access = 122000, Miss = 65692, Miss_rate = 0.538, Pending_hits = 1728, Reservation_fails = 1
L2_cache_bank[2]: Access = 122116, Miss = 65700, Miss_rate = 0.538, Pending_hits = 1744, Reservation_fails = 657
L2_cache_bank[3]: Access = 116808, Miss = 65704, Miss_rate = 0.562, Pending_hits = 1140, Reservation_fails = 12
L2_cache_bank[4]: Access = 121972, Miss = 65708, Miss_rate = 0.539, Pending_hits = 1808, Reservation_fails = 3
L2_cache_bank[5]: Access = 116964, Miss = 65664, Miss_rate = 0.561, Pending_hits = 1477, Reservation_fails = 5
L2_cache_bank[6]: Access = 117000, Miss = 65720, Miss_rate = 0.562, Pending_hits = 1231, Reservation_fails = 673
L2_cache_bank[7]: Access = 121924, Miss = 65672, Miss_rate = 0.539, Pending_hits = 1771, Reservation_fails = 5
L2_cache_bank[8]: Access = 117068, Miss = 65700, Miss_rate = 0.561, Pending_hits = 1365, Reservation_fails = 338
L2_cache_bank[9]: Access = 122008, Miss = 65680, Miss_rate = 0.538, Pending_hits = 1870, Reservation_fails = 5
L2_cache_bank[10]: Access = 122144, Miss = 65688, Miss_rate = 0.538, Pending_hits = 1644, Reservation_fails = 3
L2_cache_bank[11]: Access = 116800, Miss = 65700, Miss_rate = 0.562, Pending_hits = 1156, Reservation_fails = 6
L2_total_cache_accesses = 1434032
L2_total_cache_misses = 788312
L2_total_cache_miss_rate = 0.5497
L2_total_cache_pending_hits = 18379
L2_total_cache_reservation_fails = 2776
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 626837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394590
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 360
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2362
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1171228
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 54
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 360
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2362
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=1434032
icnt_total_pkts_simt_to_mem=555131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.0832
	minimum = 5
	maximum = 172
Network latency average = 16.0131
	minimum = 5
	maximum = 167
Slowest packet = 48768
Flit latency average = 14.8567
	minimum = 5
	maximum = 167
Slowest flit = 53045
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.274992
	minimum = 0.0951418 (at node 7)
	maximum = 0.505921 (at node 25)
Accepted packet rate average = 0.274992
	minimum = 0.120947 (at node 26)
	maximum = 0.405486 (at node 13)
Injected flit rate average = 0.305153
	minimum = 0.14922 (at node 7)
	maximum = 0.505921 (at node 25)
Accepted flit rate average= 0.305153
	minimum = 0.188817 (at node 26)
	maximum = 0.405486 (at node 13)
Injected packet length average = 1.10968
Accepted packet length average = 1.10968
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0832 (1 samples)
	minimum = 5 (1 samples)
	maximum = 172 (1 samples)
Network latency average = 16.0131 (1 samples)
	minimum = 5 (1 samples)
	maximum = 167 (1 samples)
Flit latency average = 14.8567 (1 samples)
	minimum = 5 (1 samples)
	maximum = 167 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.274992 (1 samples)
	minimum = 0.0951418 (1 samples)
	maximum = 0.505921 (1 samples)
Accepted packet rate average = 0.274992 (1 samples)
	minimum = 0.120947 (1 samples)
	maximum = 0.405486 (1 samples)
Injected flit rate average = 0.305153 (1 samples)
	minimum = 0.14922 (1 samples)
	maximum = 0.505921 (1 samples)
Accepted flit rate average = 0.305153 (1 samples)
	minimum = 0.188817 (1 samples)GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 

	maximum = GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
0.405486 (1 samples)
Injected packet size average = 1.10968 (1 samples)
Accepted packet size average = 1.10968 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 522977 (inst/sec)
gpgpu_simulation_rate = 1207 (cycle/sec)
gpgpu_silicon_slowdown = 248550x
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 239754
gpu_sim_insn = 104595456
gpu_ipc =     436.2616
gpu_tot_sim_cycle = 481183
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     434.7430
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.2931% 
gpu_tot_occupancy = 60.3191% 
max_total_param_size = 0
gpu_stall_dramfull = 802
gpu_stall_icnt2sh    = 575
partiton_level_parallism =       1.5036
partiton_level_parallism_total  =       1.4943
partiton_level_parallism_util =       1.8866
partiton_level_parallism_util_total  =       1.8836
L2_BW  =      57.7390 GB/Sec
L2_BW_total  =      57.3791 GB/Sec
gpu_total_sim_rate=499262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3298
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 822
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 335058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 587770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1175660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 822
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3339038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1175581
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 79
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 259218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 587770
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209126	W0_Idle:35661	W0_Scoreboard:7553445	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4702160 {8:587770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94043200 {40:2351080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 429 
max_icnt2mem_latency = 561 
maxmrqlatency = 104 
max_icnt2sh_latency = 174 
averagemflatency = 186 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 20 
mrq_lat_table:461838 	46703 	100534 	477812 	82553 	11332 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	83867 	2324576 	466985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	69 	10 	604514 	68398 	39153 	6750 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	441180 	985149 	898101 	487911 	62563 	524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	957 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        72        68        72        72       124       120       120       112        80        88        84        72        80        68 
dram[1]:        88       128        64        80        72        80       120       120       116       112        80        88        80        80        76        72 
dram[2]:       100       120        64        72        72        64       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        72        56        80        64       120       120       112       116        80        88        80        76        72        68 
dram[4]:       120        80        80        64        72        72       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        64        64        68        72       120       120       116       112        88        88        72        80        76        64 
maximum service time to same row:
dram[0]:      9536     10547     11163     11353     10004      9880      7614      7974      9205     16649     11175     11828     11452     11538     19424     19610 
dram[1]:      9321      9736     10796     11117     10782      9643      8668      8605     10625     16763     12512     11330     10991     11391     19424     19601 
dram[2]:      8972      9078     11057     11563      8290      8733      8862      6805     10703     16457     10628     10539     11232     10248     19541     19142 
dram[3]:      9933      8460     11598     10988     10007      9739      9699      7670      9333     16450     10922     11324     11402     10508     19510     19257 
dram[4]:     10336     10090     11277     11135     10182      8470      8640      7316     16238     16598     12415     10681     11107     10892     19282     19336 
dram[5]:     10309      9085     11129     11199      9972      9934      9669      8667     16505     16717     11234     10630     11416      9877     19427     19499 
average row accesses per activate:
dram[0]:  4.469314  4.536264  4.386823  4.486106  4.373400  4.478689  4.276389  4.384943  4.376920  4.395826  4.519202  4.614108  4.296400  4.328285  4.309129  4.379620 
dram[1]:  4.430461  4.630476  4.380212  4.639955  4.464727  4.631539  4.357345  4.510234  4.403012  4.631918  4.614717  4.720185  4.288904  4.540192  4.253565  4.464521 
dram[2]:  4.522819  4.371600  4.416251  4.343148  4.398997  4.320562  4.340486  4.225120  4.368328  4.223375  4.533185  4.450545  4.369411  4.195637  4.254178  4.175828 
dram[3]:  4.690386  4.250086  4.660158  4.386332  4.596334  4.300910  4.624156  4.206214  4.600000  4.269392  4.650818  4.558867  4.632569  4.333802  4.546741  4.224448 
dram[4]:  4.429031  4.344900  4.413940  4.371076  4.384040  4.317750  4.367246  4.204429  4.384146  4.287320  4.629826  4.444081  4.322308  4.365085  4.307937  4.236742 
dram[5]:  4.491839  4.585619  4.454643  4.501813  4.368870  4.617349  4.304575  4.589725  4.376879  4.534719  4.574046  4.628074  4.332159  4.562615  4.253222  4.422785 
average row locality = 1180898/266974 = 4.423270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2688      2686      2620      2620      2752      2752      2662      2648      2692      2704      2736      2752      2658      2652 
dram[1]:      2688      2688      2688      2682      2620      2620      2752      2752      2656      2654      2690      2700      2744      2746      2658      2652 
dram[2]:      2688      2688      2688      2686      2620      2632      2752      2752      2662      2660      2692      2702      2738      2732      2660      2654 
dram[3]:      2688      2688      2684      2686      2620      2632      2752      2752      2660      2654      2694      2704      2740      2738      2656      2652 
dram[4]:      2688      2688      2688      2688      2620      2632      2752      2752      2654      2652      2704      2702      2744      2734      2650      2654 
dram[5]:      2688      2688      2688      2688      2620      2632      2752      2752      2658      2648      2702      2704      2742      2742      2654      2650 
total dram writes = 258004
bank skew: 2752/2620 = 1.05
chip skew: 43008/42990 = 1.00
average mf latency per bank:
dram[0]:       2019      2126      2045      2135      2027      2160      2001      2111      2072      2137      2004      2120      2003      2060      2038      2125
dram[1]:       2152      2063      2101      2027      2188      2084      2117      1998      2141      2021      2139      2041      2110      1980      2126      2007
dram[2]:       2143      2016      2116      2042      2150      2046      2120      2014      2123      2042      2141      1992      2082      2015      2113      2051
dram[3]:       2085      2145      2024      2124      2076      2162      2001      2105      2031      2133      2038      2134      1992      2110      2036      2124
dram[4]:       2003      2141      2061      2130      2055      2129      2010      2111      2063      2128      1990      2125      2000      2094      2035      2118
dram[5]:       2151      2073      2122      2014      2172      2092      2119      1987      2139      2027      2117      2021      2103      2001      2128      2044
maximum mf latency per bank:
dram[0]:        345       363       362       375       347       363       373       384       354       360       356       344       345       371       347       352
dram[1]:        376       356       358       359       360       345       372       364       344       349       373       387       352       385       366       351
dram[2]:        370       351       364       359       371       369       376       356       353       337       374       383       375       375       368       337
dram[3]:        368       374       371       363       370       396       360       390       352       381       357       393       350       396       340       358
dram[4]:        357       376       369       358       352       345       370       369       351       339       345       364       352       357       342       367
dram[5]:        425       392       429       342       350       364       416       363       354       387       391       344       368       358       354       356
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1178274 n_act=44608 n_pre=44592 n_ref_event=94237574495824 n_req=196783 n_rd=175284 n_rd_L2_A=0 n_write=0 n_wr_bk=42998 bw_util=0.2946
n_activity=1217259 dram_eff=0.3586
bk0: 11036a 1359460i bk1: 11040a 1359535i bk2: 11040a 1355943i bk3: 11088a 1357677i bk4: 10988a 1354899i bk5: 10984a 1359050i bk6: 10940a 1353086i bk7: 10972a 1353137i bk8: 10920a 1358198i bk9: 10892a 1358053i bk10: 10892a 1358347i bk11: 10880a 1362159i bk12: 10924a 1356698i bk13: 10912a 1357376i bk14: 10896a 1357683i bk15: 10880a 1358872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773314
Row_Buffer_Locality_read = 0.822037
Row_Buffer_Locality_write = 0.376064
Bank_Level_Parallism = 2.028238
Bank_Level_Parallism_Col = 0.671268
Bank_Level_Parallism_Ready = 1.129488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294570 
total_CMD = 1482039 
util_bw = 436564 
Wasted_Col = 461609 
Wasted_Row = 171845 
Idle = 412021 

BW Util Bottlenecks: 
RCDc_limit = 266656 
RCDWRc_limit = 62942 
WTRc_limit = 102459 
RTWc_limit = 198838 
CCDLc_limit = 153953 
rwq = 0 
CCDLc_limit_alone = 121762 
WTRc_limit_alone = 96765 
RTWc_limit_alone = 172341 

Commands details: 
total_CMD = 1482039 
n_nop = 1178274 
Read = 175284 
Write = 0 
L2_Alloc = 0 
L2_WB = 42998 
n_act = 44608 
n_pre = 44592 
n_ref = 94237574495824 
n_req = 196783 
total_req = 218282 

Dual Bus Interface Util: 
issued_total_row = 89200 
issued_total_col = 218282 
Row_Bus_Util =  0.060187 
CoL_Bus_Util = 0.147285 
Either_Row_CoL_Bus_Util = 0.204964 
Issued_on_Two_Bus_Simul_Util = 0.002508 
issued_two_Eff = 0.012236 
queue_avg = 2.555773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.55577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 481272 -   mf: uid=7753465, sid4294967295:w4294967295, part=1, addr=0xc0ef5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (481172), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1179848 n_act=43811 n_pre=43795 n_ref_event=94237575342192 n_req=196867 n_rd=175372 n_rd_L2_A=0 n_write=0 n_wr_bk=42990 bw_util=0.2947
n_activity=1206384 dram_eff=0.362
bk0: 11048a 1356700i bk1: 11024a 1360141i bk2: 11052a 1354955i bk3: 11108a 1358954i bk4: 10968a 1356794i bk5: 10996a 1360283i bk6: 10964a 1355134i bk7: 10964a 1356632i bk8: 10952a 1357119i bk9: 10892a 1361158i bk10: 10884a 1361094i bk11: 10880a 1363121i bk12: 10920a 1355333i bk13: 10940a 1359201i bk14: 10900a 1355905i bk15: 10880a 1359998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777459
Row_Buffer_Locality_read = 0.825748
Row_Buffer_Locality_write = 0.383485
Bank_Level_Parallism = 2.031917
Bank_Level_Parallism_Col = 1.690983
Bank_Level_Parallism_Ready = 1.128910
write_to_read_ratio_blp_rw_average = 0.320964
GrpLevelPara = 1.440156 

BW Util details:
bwutil = 0.294678 
total_CMD = 1482039 
util_bw = 436724 
Wasted_Col = 456079 
Wasted_Row = 169152 
Idle = 420084 

BW Util Bottlenecks: 
RCDc_limit = 260531 
RCDWRc_limit = 61650 
WTRc_limit = 101890 
RTWc_limit = 197649 
CCDLc_limit = 153958 
rwq = 0 
CCDLc_limit_alone = 121281 
WTRc_limit_alone = 96235 
RTWc_limit_alone = 170627 

Commands details: 
total_CMD = 1482039 
n_nop = 1179848 
Read = 175372 
Write = 0 
L2_Alloc = 0 
L2_WB = 42990 
n_act = 43811 
n_pre = 43795 
n_ref = 94237575342192 
n_req = 196867 
total_req = 218362 

Dual Bus Interface Util: 
issued_total_row = 87606 
issued_total_col = 218362 
Row_Bus_Util =  0.059112 
CoL_Bus_Util = 0.147339 
Either_Row_CoL_Bus_Util = 0.203902 
Issued_on_Two_Bus_Simul_Util = 0.002549 
issued_two_Eff = 0.012499 
queue_avg = 2.573478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.57348
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1176924 n_act=45325 n_pre=45309 n_ref_event=0 n_req=196799 n_rd=175296 n_rd_L2_A=0 n_write=0 n_wr_bk=43006 bw_util=0.2946
n_activity=1217429 dram_eff=0.3586
bk0: 11044a 1357835i bk1: 11032a 1354887i bk2: 11048a 1356707i bk3: 11048a 1355126i bk4: 10972a 1357800i bk5: 10976a 1355710i bk6: 10964a 1354601i bk7: 10936a 1354145i bk8: 10944a 1355581i bk9: 10884a 1354884i bk10: 10880a 1358104i bk11: 10888a 1357522i bk12: 10944a 1356867i bk13: 10944a 1353734i bk14: 10888a 1357511i bk15: 10904a 1355207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769689
Row_Buffer_Locality_read = 0.819448
Row_Buffer_Locality_write = 0.364042
Bank_Level_Parallism = 2.047672
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.131521
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294597 
total_CMD = 1482039 
util_bw = 436604 
Wasted_Col = 462541 
Wasted_Row = 172074 
Idle = 410820 

BW Util Bottlenecks: 
RCDc_limit = 269230 
RCDWRc_limit = 63761 
WTRc_limit = 103241 
RTWc_limit = 199512 
CCDLc_limit = 153520 
rwq = 0 
CCDLc_limit_alone = 121442 
WTRc_limit_alone = 97487 
RTWc_limit_alone = 173188 

Commands details: 
total_CMD = 1482039 
n_nop = 1176924 
Read = 175296 
Write = 0 
L2_Alloc = 0 
L2_WB = 43006 
n_act = 45325 
n_pre = 45309 
n_ref = 0 
n_req = 196799 
total_req = 218302 

Dual Bus Interface Util: 
issued_total_row = 90634 
issued_total_col = 218302 
Row_Bus_Util =  0.061155 
CoL_Bus_Util = 0.147298 
Either_Row_CoL_Bus_Util = 0.205875 
Issued_on_Two_Bus_Simul_Util = 0.002578 
issued_two_Eff = 0.012523 
queue_avg = 2.580541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.58054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1179226 n_act=44094 n_pre=44078 n_ref_event=0 n_req=196832 n_rd=175332 n_rd_L2_A=0 n_write=0 n_wr_bk=43000 bw_util=0.2946
n_activity=1213310 dram_eff=0.3599
bk0: 11048a 1360741i bk1: 11028a 1353540i bk2: 11068a 1359072i bk3: 11044a 1356551i bk4: 10976a 1360289i bk5: 10976a 1355672i bk6: 10952a 1357490i bk7: 10944a 1352449i bk8: 10952a 1359418i bk9: 10892a 1355191i bk10: 10880a 1360245i bk11: 10884a 1360545i bk12: 10948a 1359214i bk13: 10952a 1356256i bk14: 10880a 1361555i bk15: 10908a 1355766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775982
Row_Buffer_Locality_read = 0.824002
Row_Buffer_Locality_write = 0.384372
Bank_Level_Parallism = 2.031434
Bank_Level_Parallism_Col = 1.692074
Bank_Level_Parallism_Ready = 1.134663
write_to_read_ratio_blp_rw_average = 0.320509
GrpLevelPara = 1.438426 

BW Util details:
bwutil = 0.294637 
total_CMD = 1482039 
util_bw = 436664 
Wasted_Col = 458206 
Wasted_Row = 171375 
Idle = 415794 

BW Util Bottlenecks: 
RCDc_limit = 263568 
RCDWRc_limit = 62099 
WTRc_limit = 100670 
RTWc_limit = 198311 
CCDLc_limit = 155248 
rwq = 0 
CCDLc_limit_alone = 122312 
WTRc_limit_alone = 94918 
RTWc_limit_alone = 171127 

Commands details: 
total_CMD = 1482039 
n_nop = 1179226 
Read = 175332 
Write = 0 
L2_Alloc = 0 
L2_WB = 43000 
n_act = 44094 
n_pre = 44078 
n_ref = 0 
n_req = 196832 
total_req = 218332 

Dual Bus Interface Util: 
issued_total_row = 88172 
issued_total_col = 218332 
Row_Bus_Util =  0.059494 
CoL_Bus_Util = 0.147319 
Either_Row_CoL_Bus_Util = 0.204322 
Issued_on_Two_Bus_Simul_Util = 0.002490 
issued_two_Eff = 0.012189 
queue_avg = 2.567918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.56792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1177300 n_act=45122 n_pre=45106 n_ref_event=227392 n_req=196785 n_rd=175284 n_rd_L2_A=0 n_write=0 n_wr_bk=43002 bw_util=0.2946
n_activity=1215508 dram_eff=0.3592
bk0: 11044a 1357315i bk1: 11052a 1355341i bk2: 11068a 1356797i bk3: 11048a 1355220i bk4: 10996a 1356802i bk5: 10968a 1355607i bk6: 10944a 1355104i bk7: 10964a 1352715i bk8: 10896a 1358013i bk9: 10880a 1355380i bk10: 10880a 1360751i bk11: 10888a 1359282i bk12: 10912a 1356431i bk13: 10960a 1355474i bk14: 10888a 1356305i bk15: 10896a 1357616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770704
Row_Buffer_Locality_read = 0.819436
Row_Buffer_Locality_write = 0.373425
Bank_Level_Parallism = 2.040846
Bank_Level_Parallism_Col = 1.685197
Bank_Level_Parallism_Ready = 1.132296
write_to_read_ratio_blp_rw_average = 0.318518
GrpLevelPara = 1.438268 

BW Util details:
bwutil = 0.294575 
total_CMD = 1482039 
util_bw = 436572 
Wasted_Col = 463121 
Wasted_Row = 171256 
Idle = 411090 

BW Util Bottlenecks: 
RCDc_limit = 269629 
RCDWRc_limit = 62865 
WTRc_limit = 103764 
RTWc_limit = 198058 
CCDLc_limit = 153984 
rwq = 0 
CCDLc_limit_alone = 121709 
WTRc_limit_alone = 98062 
RTWc_limit_alone = 171485 

Commands details: 
total_CMD = 1482039 
n_nop = 1177300 
Read = 175284 
Write = 0 
L2_Alloc = 0 
L2_WB = 43002 
n_act = 45122 
n_pre = 45106 
n_ref = 227392 
n_req = 196785 
total_req = 218286 

Dual Bus Interface Util: 
issued_total_row = 90228 
issued_total_col = 218286 
Row_Bus_Util =  0.060881 
CoL_Bus_Util = 0.147288 
Either_Row_CoL_Bus_Util = 0.205621 
Issued_on_Two_Bus_Simul_Util = 0.002547 
issued_two_Eff = 0.012388 
queue_avg = 2.582093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.58209
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1482039 n_nop=1179353 n_act=44014 n_pre=43998 n_ref_event=0 n_req=196832 n_rd=175328 n_rd_L2_A=0 n_write=0 n_wr_bk=43008 bw_util=0.2946
n_activity=1214320 dram_eff=0.3596
bk0: 11040a 1357466i bk1: 11028a 1359839i bk2: 11080a 1357194i bk3: 11072a 1357511i bk4: 10984a 1355801i bk5: 10980a 1361532i bk6: 10948a 1354701i bk7: 10952a 1359690i bk8: 10900a 1358002i bk9: 10888a 1360261i bk10: 10880a 1360621i bk11: 10880a 1359765i bk12: 10928a 1356453i bk13: 10980a 1359897i bk14: 10884a 1357447i bk15: 10904a 1359680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776388
Row_Buffer_Locality_read = 0.824780
Row_Buffer_Locality_write = 0.381836
Bank_Level_Parallism = 2.019246
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.129125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294643 
total_CMD = 1482039 
util_bw = 436672 
Wasted_Col = 459115 
Wasted_Row = 171204 
Idle = 415048 

BW Util Bottlenecks: 
RCDc_limit = 263091 
RCDWRc_limit = 62350 
WTRc_limit = 100975 
RTWc_limit = 196582 
CCDLc_limit = 154789 
rwq = 0 
CCDLc_limit_alone = 122254 
WTRc_limit_alone = 95378 
RTWc_limit_alone = 169644 

Commands details: 
total_CMD = 1482039 
n_nop = 1179353 
Read = 175328 
Write = 0 
L2_Alloc = 0 
L2_WB = 43008 
n_act = 44014 
n_pre = 43998 
n_ref = 0 
n_req = 196832 
total_req = 218336 

Dual Bus Interface Util: 
issued_total_row = 88012 
issued_total_col = 218336 
Row_Bus_Util =  0.059386 
CoL_Bus_Util = 0.147321 
Either_Row_CoL_Bus_Util = 0.204236 
Issued_on_Two_Bus_Simul_Util = 0.002471 
issued_two_Eff = 0.012098 
queue_avg = 2.562176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.56218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 234976, Miss = 131324, Miss_rate = 0.559, Pending_hits = 2803, Reservation_fails = 1071
L2_cache_bank[1]: Access = 244560, Miss = 131336, Miss_rate = 0.537, Pending_hits = 3405, Reservation_fails = 3
L2_cache_bank[2]: Access = 244848, Miss = 131376, Miss_rate = 0.537, Pending_hits = 3427, Reservation_fails = 662
L2_cache_bank[3]: Access = 234560, Miss = 131372, Miss_rate = 0.560, Pending_hits = 2352, Reservation_fails = 17
L2_cache_bank[4]: Access = 244460, Miss = 131372, Miss_rate = 0.537, Pending_hits = 3545, Reservation_fails = 7
L2_cache_bank[5]: Access = 234464, Miss = 131308, Miss_rate = 0.560, Pending_hits = 2830, Reservation_fails = 9
L2_cache_bank[6]: Access = 234828, Miss = 131392, Miss_rate = 0.560, Pending_hits = 2602, Reservation_fails = 674
L2_cache_bank[7]: Access = 244640, Miss = 131324, Miss_rate = 0.537, Pending_hits = 3646, Reservation_fails = 13
L2_cache_bank[8]: Access = 234404, Miss = 131316, Miss_rate = 0.560, Pending_hits = 2813, Reservation_fails = 342
L2_cache_bank[9]: Access = 244740, Miss = 131352, Miss_rate = 0.537, Pending_hits = 3601, Reservation_fails = 11
L2_cache_bank[10]: Access = 245104, Miss = 131332, Miss_rate = 0.536, Pending_hits = 3452, Reservation_fails = 7
L2_cache_bank[11]: Access = 234444, Miss = 131380, Miss_rate = 0.560, Pending_hits = 2401, Reservation_fails = 11
L2_total_cache_accesses = 2876028
L2_total_cache_misses = 1576184
L2_total_cache_miss_rate = 0.5480
L2_total_cache_pending_hits = 36877
L2_total_cache_reservation_fails = 2827
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1262463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 788886
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 360
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2362
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2351080
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 105
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 360
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2362
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=2876028
icnt_total_pkts_simt_to_mem=1112238
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3647
	minimum = 5
	maximum = 135
Network latency average = 16.2973
	minimum = 5
	maximum = 135
Slowest packet = 1804078
Flit latency average = 15.1192
	minimum = 5
	maximum = 135
Slowest flit = 2087892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.278448
	minimum = 0.0979295 (at node 2)
	maximum = 0.512859 (at node 25)
Accepted packet rate average = 0.278448
	minimum = 0.12235 (at node 23)
	maximum = 0.406433 (at node 11)
Injected flit rate average = 0.30882
	minimum = 0.151585 (at node 2)
	maximum = 0.512859 (at node 25)
Accepted flit rate average= 0.30882
	minimum = 0.19067 (at node 23)
	maximum = 0.406433 (at node 11)
Injected packet length average = 1.10908
Accepted packet length average = 1.10908
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2239 (2 samples)
	minimum = 5 (2 samples)
	maximum = 153.5 (2 samples)
Network latency average = 16.1552 (2 samples)
	minimum = 5 (2 samples)
	maximum = 151 (2 samples)
Flit latency average = 14.988 (2 samples)
	minimum = 5 (2 samples)
	maximum = 151 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.27672 (2 samples)
	minimum = 0.0965357 (2 samples)
	maximum = 0.50939 (2 samples)
Accepted packet rate average = 0.27672 (2 samples)
	minimum = 0.121648 (2 samples)
	maximum = 0.405959 (2 samples)
Injected flit rate average = 0.306986 (2 samples)
	minimum = 0.150402 (2 samples)
	maximum = 0.50939 (2 samples)
Accepted flit rate average = 0.306986 (2 samples)
	minimum = 0.189744 (2 samples)
	maximum = 0.405959 (2 samples)
Injected packet size average = 1.10938 (2 samples)
Accepted packet size average = 1.10938 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 59 sec (419 sec)
gpgpu_simulation_rate = 499262 (inst/sec)
gpgpu_simulation_rate = 1148 (cycle/sec)
gpgpu_silicon_slowdown = 261324x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a438..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a434..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a424..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a420..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a41c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a418..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a414..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a410..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a40c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b563445865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 241640
gpu_sim_insn = 104595456
gpu_ipc =     432.8565
gpu_tot_sim_cycle = 722823
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     434.1123
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.3484% 
gpu_tot_occupancy = 60.3289% 
max_total_param_size = 0
gpu_stall_dramfull = 802
gpu_stall_icnt2sh    = 702
partiton_level_parallism =       1.4982
partiton_level_parallism_total  =       1.4956
partiton_level_parallism_util =       1.8874
partiton_level_parallism_util_total  =       1.8848
L2_BW  =      57.5320 GB/Sec
L2_BW_total  =      57.4302 GB/Sec
gpu_total_sim_rate=479063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3298
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 822
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 499659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 884266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1787566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 822
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010206
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1787461
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 384751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 884266
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12957
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304508	W0_Idle:47365	W0_Scoreboard:11348623	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7074128 {8:884266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141482560 {40:3537064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 429 
max_icnt2mem_latency = 561 
maxmrqlatency = 104 
max_icnt2sh_latency = 174 
averagemflatency = 186 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 20 
mrq_lat_table:680966 	68039 	150528 	728086 	126169 	18305 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	124918 	3491307 	707331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	69 	10 	906812 	104296 	59618 	10121 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657223 	1473762 	1358015 	742454 	91489 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1440 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        72        68       104       100       124       120       120       112        80        88        84        72        80        68 
dram[1]:        88       128        68        80        76        88       120       120       120       112        80        88        80        80        76        72 
dram[2]:       100       120        72        72       104       112       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        72        56       108        88       120       120       112       116        80        88        80        76        72        68 
dram[4]:       120        80        80        64        96       104       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        64        64        84       100       120       120       116       112        88        88        72        80        76        64 
maximum service time to same row:
dram[0]:     10851     11856     11163     11353     10297     10172      9944      8878     10353     16649     11382     11828     11452     11538     19424     19610 
dram[1]:      9321     10692     10796     11198     10782     10656      9312      9487     10625     16763     12512     11330     10991     11391     19424     19601 
dram[2]:     10405     10349     11057     11563     10930      9825      9494      9343     10703     16457     10628     10539     11232     10721     19541     19142 
dram[3]:     11186      8460     11598     10988     11253      9739      9699      9092      9441     16450     11214     11324     11909     10508     19510     19257 
dram[4]:     10915     10090     11277     11135     10182      9560      9499      7316     16238     16598     12415     10681     11107     10892     19282     19336 
dram[5]:     10309     10090     11129     11199     10847     11073      9669      9133     16505     16717     11234     10666     11416     11162     19427     19499 
average row accesses per activate:
dram[0]:  4.387524  4.466010  4.344803  4.398537  4.316281  4.412130  4.236156  4.332322  4.315347  4.372865  4.433607  4.498774  4.214122  4.271037  4.204828  4.278857 
dram[1]:  4.352831  4.534571  4.326659  4.603895  4.383373  4.617882  4.311628  4.460688  4.390707  4.529499  4.475006  4.636341  4.274948  4.523342  4.154597  4.408784 
dram[2]:  4.435218  4.309977  4.400379  4.298079  4.337955  4.258183  4.275640  4.203497  4.350094  4.199818  4.452317  4.361606  4.322611  4.194077  4.198852  4.111435 
dram[3]:  4.605700  4.233364  4.628451  4.318837  4.557256  4.246380  4.553045  4.168317  4.523693  4.216018  4.611209  4.422752  4.556655  4.229568  4.484053  4.153358 
dram[4]:  4.349088  4.313398  4.384543  4.313211  4.325298  4.265066  4.277009  4.168166  4.358156  4.206581  4.477911  4.371041  4.274145  4.229411  4.223608  4.156030 
dram[5]:  4.419301  4.509232  4.378702  4.505324  4.331458  4.531633  4.296915  4.495756  4.343934  4.454413  4.471133  4.560278  4.264843  4.496834  4.213232  4.414858 
average row locality = 1772295/406335 = 4.361660
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      4010      4002      3964      3964      4096      4096      4052      4056      4088      4100      4140      4140      4038      4038 
dram[1]:      4032      4032      4014      4012      3964      3964      4096      4096      4056      4052      4088      4100      4140      4140      4034      4028 
dram[2]:      4032      4032      4012      4000      3964      3976      4096      4096      4052      4048      4088      4100      4140      4136      4036      4040 
dram[3]:      4032      4032      4014      3998      3964      3976      4096      4096      4048      4048      4088      4100      4140      4136      4034      4040 
dram[4]:      4032      4032      4000      4002      3964      3976      4096      4096      4054      4048      4100      4100      4140      4136      4040      4038 
dram[5]:      4032      4032      4006      4008      3964      3976      4096      4096      4056      4046      4100      4100      4140      4136      4034      4032 
total dram writes = 389094
bank skew: 4140/3964 = 1.04
chip skew: 64854/64842 = 1.00
average mf latency per bank:
dram[0]:       2023      2137      2084      2156      2027      2143      2041      2143      2062      2097      1984      2097      1996      2055      2020      2082
dram[1]:       2163      2073      2116      2038      2165      2062      2136      2027      2116      2021      2109      2004      2090      1974      2092      1985
dram[2]:       2152      2020      2138      2087      2131      2037      2150      2054      2097      2041      2114      1972      2065      2003      2070      2029
dram[3]:       2074      2157      2040      2137      2053      2149      2024      2126      2018      2107      2001      2100      1976      2089      2012      2087
dram[4]:       2014      2142      2097      2143      2042      2119      2048      2133      2048      2098      1966      2107      2007      2074      2007      2080
dram[5]:       2155      2072      2138      2056      2159      2069      2141      2012      2106      2012      2088      1992      2083      1982      2090      2008
maximum mf latency per bank:
dram[0]:        345       371       362       382       357       384       373       384       354       367       356       363       345       371       347       359
dram[1]:        376       400       358       359       360       380       372       400       345       357       373       387       384       385       366       352
dram[2]:        370       356       364       359       371       369       376       356       353       346       374       383       375       375       368       337
dram[3]:        368       374       371       363       370       396       360       390       352       381       357       393       366       396       354       365
dram[4]:        367       376       369       358       368       346       370       369       351       342       388       364       360       357       360       367
dram[5]:        425       392       429       366       372       364       416       363       354       387       391       350       368       358       354       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1768221 n_act=68031 n_pre=68015 n_ref_event=94237574495824 n_req=295336 n_rd=262912 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.2944
n_activity=1835390 dram_eff=0.3572
bk0: 16552a 2040044i bk1: 16576a 2040681i bk2: 16556a 2036994i bk3: 16640a 2038887i bk4: 16496a 2035490i bk5: 16496a 2041219i bk6: 16464a 2033566i bk7: 16516a 2033199i bk8: 16448a 2037731i bk9: 16408a 2037891i bk10: 16320a 2040574i bk11: 16296a 2043705i bk12: 16312a 2036299i bk13: 16304a 2037841i bk14: 16272a 2037309i bk15: 16256a 2038731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769649
Row_Buffer_Locality_read = 0.819126
Row_Buffer_Locality_write = 0.368462
Bank_Level_Parallism = 2.025955
Bank_Level_Parallism_Col = 0.671268
Bank_Level_Parallism_Ready = 1.126982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294445 
total_CMD = 2226288 
util_bw = 655520 
Wasted_Col = 698721 
Wasted_Row = 262376 
Idle = 609671 

BW Util Bottlenecks: 
RCDc_limit = 406584 
RCDWRc_limit = 96279 
WTRc_limit = 155179 
RTWc_limit = 295232 
CCDLc_limit = 230721 
rwq = 0 
CCDLc_limit_alone = 183477 
WTRc_limit_alone = 146745 
RTWc_limit_alone = 256422 

Commands details: 
total_CMD = 2226288 
n_nop = 1768221 
Read = 262912 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 68031 
n_pre = 68015 
n_ref = 94237574495824 
n_req = 295336 
total_req = 327760 

Dual Bus Interface Util: 
issued_total_row = 136046 
issued_total_col = 327760 
Row_Bus_Util =  0.061109 
CoL_Bus_Util = 0.147223 
Either_Row_CoL_Bus_Util = 0.205754 
Issued_on_Two_Bus_Simul_Util = 0.002578 
issued_two_Eff = 0.012529 
queue_avg = 2.607009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.60701
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1770821 n_act=66654 n_pre=66638 n_ref_event=94237575342192 n_req=295464 n_rd=263040 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.2946
n_activity=1825427 dram_eff=0.3592
bk0: 16588a 2036338i bk1: 16544a 2041058i bk2: 16576a 2035863i bk3: 16672a 2041719i bk4: 16472a 2037771i bk5: 16508a 2044502i bk6: 16492a 2034834i bk7: 16504a 2038566i bk8: 16492a 2037610i bk9: 16400a 2040884i bk10: 16308a 2041266i bk11: 16296a 2045890i bk12: 16308a 2036871i bk13: 16340a 2042376i bk14: 16284a 2035605i bk15: 16256a 2041641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774409
Row_Buffer_Locality_read = 0.823582
Row_Buffer_Locality_write = 0.375493
Bank_Level_Parallism = 2.022708
Bank_Level_Parallism_Col = 1.679465
Bank_Level_Parallism_Ready = 1.127243
write_to_read_ratio_blp_rw_average = 0.319677
GrpLevelPara = 1.434918 

BW Util details:
bwutil = 0.294560 
total_CMD = 2226288 
util_bw = 655776 
Wasted_Col = 691676 
Wasted_Row = 260922 
Idle = 617914 

BW Util Bottlenecks: 
RCDc_limit = 397127 
RCDWRc_limit = 94819 
WTRc_limit = 152035 
RTWc_limit = 293725 
CCDLc_limit = 231200 
rwq = 0 
CCDLc_limit_alone = 183271 
WTRc_limit_alone = 143691 
RTWc_limit_alone = 254140 

Commands details: 
total_CMD = 2226288 
n_nop = 1770821 
Read = 263040 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 66654 
n_pre = 66638 
n_ref = 94237575342192 
n_req = 295464 
total_req = 327888 

Dual Bus Interface Util: 
issued_total_row = 133292 
issued_total_col = 327888 
Row_Bus_Util =  0.059872 
CoL_Bus_Util = 0.147280 
Either_Row_CoL_Bus_Util = 0.204586 
Issued_on_Two_Bus_Simul_Util = 0.002566 
issued_two_Eff = 0.012543 
queue_avg = 2.610225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.61023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1766782 n_act=68803 n_pre=68787 n_ref_event=0 n_req=295340 n_rd=262916 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.2944
n_activity=1838712 dram_eff=0.3565
bk0: 16572a 2037110i bk1: 16560a 2033744i bk2: 16568a 2039005i bk3: 16572a 2036715i bk4: 16476a 2038093i bk5: 16484a 2036064i bk6: 16504a 2034276i bk7: 16460a 2033931i bk8: 16488a 2035566i bk9: 16388a 2033444i bk10: 16304a 2039787i bk11: 16308a 2038240i bk12: 16340a 2036675i bk13: 16344a 2034141i bk14: 16268a 2037799i bk15: 16280a 2034480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767038
Row_Buffer_Locality_read = 0.817425
Row_Buffer_Locality_write = 0.358469
Bank_Level_Parallism = 2.038555
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.128616
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294449 
total_CMD = 2226288 
util_bw = 655528 
Wasted_Col = 701663 
Wasted_Row = 264106 
Idle = 604991 

BW Util Bottlenecks: 
RCDc_limit = 409795 
RCDWRc_limit = 97552 
WTRc_limit = 153962 
RTWc_limit = 297953 
CCDLc_limit = 230713 
rwq = 0 
CCDLc_limit_alone = 183403 
WTRc_limit_alone = 145451 
RTWc_limit_alone = 259154 

Commands details: 
total_CMD = 2226288 
n_nop = 1766782 
Read = 262916 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 68803 
n_pre = 68787 
n_ref = 0 
n_req = 295340 
total_req = 327764 

Dual Bus Interface Util: 
issued_total_row = 137590 
issued_total_col = 327764 
Row_Bus_Util =  0.061802 
CoL_Bus_Util = 0.147224 
Either_Row_CoL_Bus_Util = 0.206400 
Issued_on_Two_Bus_Simul_Util = 0.002627 
issued_two_Eff = 0.012727 
queue_avg = 2.621997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 722912 -   mf: uid=11637279, sid4294967295:w4294967295, part=3, addr=0xc11fe580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (722812), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1769791 n_act=67137 n_pre=67121 n_ref_event=0 n_req=295417 n_rd=262996 n_rd_L2_A=0 n_write=0 n_wr_bk=64842 bw_util=0.2945
n_activity=1830967 dram_eff=0.3581
bk0: 16568a 2042173i bk1: 16560a 2033905i bk2: 16604a 2042621i bk3: 16572a 2037856i bk4: 16484a 2043173i bk5: 16488a 2035979i bk6: 16492a 2039747i bk7: 16476a 2031370i bk8: 16496a 2038584i bk9: 16400a 2033923i bk10: 16304a 2042187i bk11: 16300a 2040622i bk12: 16348a 2042313i bk13: 16356a 2035136i bk14: 16260a 2043159i bk15: 16288a 2033650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772738
Row_Buffer_Locality_read = 0.821822
Row_Buffer_Locality_write = 0.374572
Bank_Level_Parallism = 2.027789
Bank_Level_Parallism_Col = 1.683963
Bank_Level_Parallism_Ready = 1.131902
write_to_read_ratio_blp_rw_average = 0.318876
GrpLevelPara = 1.436123 

BW Util details:
bwutil = 0.294515 
total_CMD = 2226288 
util_bw = 655676 
Wasted_Col = 693769 
Wasted_Row = 262619 
Idle = 614224 

BW Util Bottlenecks: 
RCDc_limit = 400649 
RCDWRc_limit = 95244 
WTRc_limit = 151371 
RTWc_limit = 295772 
CCDLc_limit = 233037 
rwq = 0 
CCDLc_limit_alone = 184223 
WTRc_limit_alone = 142739 
RTWc_limit_alone = 255590 

Commands details: 
total_CMD = 2226288 
n_nop = 1769791 
Read = 262996 
Write = 0 
L2_Alloc = 0 
L2_WB = 64842 
n_act = 67137 
n_pre = 67121 
n_ref = 0 
n_req = 295417 
total_req = 327838 

Dual Bus Interface Util: 
issued_total_row = 134258 
issued_total_col = 327838 
Row_Bus_Util =  0.060306 
CoL_Bus_Util = 0.147258 
Either_Row_CoL_Bus_Util = 0.205048 
Issued_on_Two_Bus_Simul_Util = 0.002515 
issued_two_Eff = 0.012265 
queue_avg = 2.611965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.61196
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1766837 n_act=68813 n_pre=68797 n_ref_event=227392 n_req=295331 n_rd=262904 n_rd_L2_A=0 n_write=0 n_wr_bk=64854 bw_util=0.2944
n_activity=1833529 dram_eff=0.3575
bk0: 16572a 2036920i bk1: 16592a 2035095i bk2: 16608a 2037588i bk3: 16576a 2035725i bk4: 16500a 2037686i bk5: 16484a 2037148i bk6: 16480a 2034159i bk7: 16492a 2031071i bk8: 16408a 2038254i bk9: 16384a 2032865i bk10: 16296a 2040492i bk11: 16304a 2040213i bk12: 16296a 2036341i bk13: 16368a 2033399i bk14: 16264a 2036538i bk15: 16280a 2036252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766997
Row_Buffer_Locality_read = 0.816830
Row_Buffer_Locality_write = 0.362969
Bank_Level_Parallism = 2.042614
Bank_Level_Parallism_Col = 1.680953
Bank_Level_Parallism_Ready = 1.130716
write_to_read_ratio_blp_rw_average = 0.317543
GrpLevelPara = 1.437106 

BW Util details:
bwutil = 0.294443 
total_CMD = 2226288 
util_bw = 655516 
Wasted_Col = 701175 
Wasted_Row = 261225 
Idle = 608372 

BW Util Bottlenecks: 
RCDc_limit = 410292 
RCDWRc_limit = 96722 
WTRc_limit = 156225 
RTWc_limit = 296114 
CCDLc_limit = 231482 
rwq = 0 
CCDLc_limit_alone = 183731 
WTRc_limit_alone = 147690 
RTWc_limit_alone = 256898 

Commands details: 
total_CMD = 2226288 
n_nop = 1766837 
Read = 262904 
Write = 0 
L2_Alloc = 0 
L2_WB = 64854 
n_act = 68813 
n_pre = 68797 
n_ref = 227392 
n_req = 295331 
total_req = 327758 

Dual Bus Interface Util: 
issued_total_row = 137610 
issued_total_col = 327758 
Row_Bus_Util =  0.061811 
CoL_Bus_Util = 0.147222 
Either_Row_CoL_Bus_Util = 0.206375 
Issued_on_Two_Bus_Simul_Util = 0.002658 
issued_two_Eff = 0.012878 
queue_avg = 2.629031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.62903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226288 n_nop=1770290 n_act=66897 n_pre=66881 n_ref_event=0 n_req=295407 n_rd=262980 n_rd_L2_A=0 n_write=0 n_wr_bk=64854 bw_util=0.2945
n_activity=1829996 dram_eff=0.3583
bk0: 16576a 2038766i bk1: 16544a 2040490i bk2: 16624a 2037734i bk3: 16612a 2039851i bk4: 16496a 2035637i bk5: 16492a 2043080i bk6: 16476a 2034801i bk7: 16488a 2040419i bk8: 16412a 2037915i bk9: 16396a 2040935i bk10: 16304a 2041602i bk11: 16296a 2042211i bk12: 16320a 2036643i bk13: 16396a 2041188i bk14: 16260a 2038030i bk15: 16288a 2041813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773543
Row_Buffer_Locality_read = 0.822690
Row_Buffer_Locality_write = 0.374965
Bank_Level_Parallism = 2.021552
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.127029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.294512 
total_CMD = 2226288 
util_bw = 655668 
Wasted_Col = 693632 
Wasted_Row = 260654 
Idle = 616334 

BW Util Bottlenecks: 
RCDc_limit = 399332 
RCDWRc_limit = 95177 
WTRc_limit = 151475 
RTWc_limit = 295432 
CCDLc_limit = 232228 
rwq = 0 
CCDLc_limit_alone = 183982 
WTRc_limit_alone = 143185 
RTWc_limit_alone = 255476 

Commands details: 
total_CMD = 2226288 
n_nop = 1770290 
Read = 262980 
Write = 0 
L2_Alloc = 0 
L2_WB = 64854 
n_act = 66897 
n_pre = 66881 
n_ref = 0 
n_req = 295407 
total_req = 327834 

Dual Bus Interface Util: 
issued_total_row = 133778 
issued_total_col = 327834 
Row_Bus_Util =  0.060090 
CoL_Bus_Util = 0.147256 
Either_Row_CoL_Bus_Util = 0.204824 
Issued_on_Two_Bus_Simul_Util = 0.002522 
issued_two_Eff = 0.012311 
queue_avg = 2.606229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.60623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 354040, Miss = 196948, Miss_rate = 0.556, Pending_hits = 4461, Reservation_fails = 1076
L2_cache_bank[1]: Access = 367328, Miss = 197028, Miss_rate = 0.536, Pending_hits = 5352, Reservation_fails = 7
L2_cache_bank[2]: Access = 367836, Miss = 197048, Miss_rate = 0.536, Pending_hits = 5195, Reservation_fails = 662
L2_cache_bank[3]: Access = 352680, Miss = 197056, Miss_rate = 0.559, Pending_hits = 3660, Reservation_fails = 25
L2_cache_bank[4]: Access = 367256, Miss = 197048, Miss_rate = 0.537, Pending_hits = 5561, Reservation_fails = 9
L2_cache_bank[5]: Access = 353452, Miss = 196940, Miss_rate = 0.557, Pending_hits = 4409, Reservation_fails = 12
L2_cache_bank[6]: Access = 352952, Miss = 197084, Miss_rate = 0.558, Pending_hits = 3978, Reservation_fails = 682
L2_cache_bank[7]: Access = 367432, Miss = 196984, Miss_rate = 0.536, Pending_hits = 5497, Reservation_fails = 20
L2_cache_bank[8]: Access = 353504, Miss = 196960, Miss_rate = 0.557, Pending_hits = 4442, Reservation_fails = 347
L2_cache_bank[9]: Access = 367236, Miss = 197024, Miss_rate = 0.537, Pending_hits = 5563, Reservation_fails = 16
L2_cache_bank[10]: Access = 367916, Miss = 197004, Miss_rate = 0.535, Pending_hits = 5269, Reservation_fails = 13
L2_cache_bank[11]: Access = 352524, Miss = 197056, Miss_rate = 0.559, Pending_hits = 3768, Reservation_fails = 16
L2_total_cache_accesses = 4324156
L2_total_cache_misses = 2364180
L2_total_cache_miss_rate = 0.5467
L2_total_cache_pending_hits = 57155
L2_total_cache_reservation_fails = 2885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1902317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183275
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 360
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2362
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3537064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 163
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 360
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2362
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=4324156
icnt_total_pkts_simt_to_mem=1670878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3128
	minimum = 5
	maximum = 137
Network latency average = 16.2453
	minimum = 5
	maximum = 129
Slowest packet = 3626797
Flit latency average = 15.077
	minimum = 5
	maximum = 129
Slowest flit = 4383783
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.27745
	minimum = 0.0971114 (at node 7)
	maximum = 0.508972 (at node 17)
Accepted packet rate average = 0.27745
	minimum = 0.122165 (at node 26)
	maximum = 0.405446 (at node 10)
Injected flit rate average = 0.307585
	minimum = 0.149553 (at node 7)
	maximum = 0.508972 (at node 17)
Accepted flit rate average= 0.307585
	minimum = 0.189977 (at node 26)
	maximum = 0.405446 (at node 10)
Injected packet length average = 1.10861
Accepted packet length average = 1.10861
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2535 (3 samples)
	minimum = 5 (3 samples)
	maximum = 148 (3 samples)
Network latency average = 16.1852 (3 samples)
	minimum = 5 (3 samples)
	maximum = 143.667 (3 samples)
Flit latency average = 15.0176 (3 samples)
	minimum = 5 (3 samples)
	maximum = 143.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.276963 (3 samples)
	minimum = 0.0967276 (3 samples)
	maximum = 0.509251 (3 samples)
Accepted packet rate average = 0.276963 (3 samples)
	minimum = 0.121821 (3 samples)
	maximum = 0.405788 (3 samples)
Injected flit rate average = 0.307186 (3 samples)
	minimum = 0.150119 (3 samples)
	maximum = 0.509251 (3 samples)
Accepted flit rate average = 0.307186 (3 samples)
	minimum = 0.189822 (3 samples)
	maximum = 0.405788 (3 samples)
Injected packet size average = 1.10912 (3 samples)
Accepted packet size average = 1.10912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 55 sec (655 sec)
gpgpu_simulation_rate = 479063 (inst/sec)
gpgpu_simulation_rate = 1103 (cycle/sec)
gpgpu_silicon_slowdown = 271985x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb478a438..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a434..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a424..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a420..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a41c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a418..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a414..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a410..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb478a40c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b563445865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 238423
gpu_sim_insn = 104595456
gpu_ipc =     438.6970
gpu_tot_sim_cycle = 961246
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     435.2495
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.3076% 
gpu_tot_occupancy = 60.3236% 
max_total_param_size = 0
gpu_stall_dramfull = 802
gpu_stall_icnt2sh    = 887
partiton_level_parallism =       1.4995
partiton_level_parallism_total  =       1.4966
partiton_level_parallism_util =       1.8851
partiton_level_parallism_util_total  =       1.8849
L2_BW  =      57.5799 GB/Sec
L2_BW_total  =      57.4674 GB/Sec
gpu_total_sim_rate=461280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 822
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3154
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 669204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 218940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1176240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2308756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 457930
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 822
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3154
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6681374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2064384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6684672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2308639
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 117
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 509947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1176240
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3154
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3154
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400308	W0_Idle:58501	W0_Scoreboard:15054065	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9409920 {8:1176240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 188198400 {40:4704960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 429 
max_icnt2mem_latency = 565 
maxmrqlatency = 104 
max_icnt2sh_latency = 174 
averagemflatency = 186 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 20 
mrq_lat_table:919464 	91498 	200433 	962154 	166519 	23249 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	167440 	4652375 	933781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	69 	10 	1214000 	134557 	76480 	13309 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	882988 	1978689 	1790262 	981288 	119561 	808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1916 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124       104        72        68       104       100       124       120       120       112        80        88        84        72        80        72 
dram[1]:        88       128        68        80        76        88       120       120       120       112        80        88        80        80        76        72 
dram[2]:       100       120        72        72       104       112       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        72        56       108        88       120       120       112       116        80        88        80        76        72        68 
dram[4]:       120        80        80        64        96       104       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        76        64        84       100       120       120       116       112        88        88        72        80        76        64 
maximum service time to same row:
dram[0]:     10851     11856     11163     11353     10297     10172      9944      8878     10353     16649     11382     11828     11452     11538     19424     19610 
dram[1]:      9321     10692     10796     11198     10782     10656      9312      9487     10625     16763     12512     11330     10991     11391     19424     19601 
dram[2]:     10405     10349     11057     11563     10930      9825      9494      9343     10703     16457     10628     10539     11232     10721     19541     19142 
dram[3]:     11186      8460     11598     10988     11253      9739      9699      9092      9441     16450     11214     11324     11909     10508     19510     19257 
dram[4]:     10915     10090     11277     11135     10182      9560      9499      7316     16238     16598     12415     10681     11107     10892     19282     19336 
dram[5]:     10309     10090     11129     11199     10847     11073      9669      9133     16505     16717     11234     10666     11416     11162     19427     19499 
average row accesses per activate:
dram[0]:  4.440775  4.464312  4.372130  4.445378  4.329701  4.425364  4.260163  4.328835  4.319198  4.381753  4.464650  4.498530  4.254369  4.315069  4.198937  4.316216 
dram[1]:  4.385065  4.577350  4.413252  4.646269  4.399142  4.610322  4.302861  4.480116  4.358420  4.532766  4.512622  4.690289  4.299510  4.547839  4.185546  4.424232 
dram[2]:  4.448356  4.366202  4.444923  4.312391  4.338564  4.266944  4.287005  4.217235  4.378893  4.194002  4.490372  4.408527  4.372824  4.217086  4.248221  4.119764 
dram[3]:  4.634101  4.275695  4.669426  4.357369  4.589748  4.267684  4.552437  4.168442  4.528611  4.214323  4.644849  4.475060  4.574852  4.289767  4.477219  4.137960 
dram[4]:  4.415834  4.346545  4.418654  4.344259  4.355021  4.269905  4.278472  4.167681  4.336993  4.229559  4.501011  4.405576  4.274926  4.287155  4.217166  4.185173 
dram[5]:  4.462703  4.532894  4.447547  4.533139  4.368925  4.541935  4.285963  4.510062  4.343678  4.464527  4.538618  4.622121  4.328991  4.531181  4.237270  4.388431 
average row locality = 2363547/539021 = 4.384889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5374      5374      5328      5328      5504      5504      5420      5420      5452      5460      5484      5484      5400      5400 
dram[1]:      5376      5376      5376      5376      5328      5328      5504      5504      5416      5420      5452      5456      5488      5484      5404      5404 
dram[2]:      5376      5376      5376      5374      5328      5344      5504      5504      5418      5416      5452      5454      5486      5480      5404      5400 
dram[3]:      5376      5376      5372      5376      5328      5344      5504      5504      5418      5410      5446      5456      5486      5482      5408      5402 
dram[4]:      5376      5376      5376      5376      5328      5344      5504      5504      5414      5416      5460      5454      5488      5480      5400      5400 
dram[5]:      5376      5376      5376      5376      5328      5344      5504      5504      5412      5414      5456      5456      5490      5480      5404      5402 
total dram writes = 520150
bank skew: 5504/5328 = 1.03
chip skew: 86698/86684 = 1.00
average mf latency per bank:
dram[0]:       2010      2125      2060      2126      2014      2112      2014      2103      2038      2090      1984      2100      2005      2065      2009      2079
dram[1]:       2154      2063      2104      2026      2142      2051      2104      2000      2101      2005      2103      2020      2108      1992      2087      1980
dram[2]:       2140      2012      2125      2059      2103      2016      2116      2021      2085      2021      2103      1985      2082      2015      2070      2018
dram[3]:       2069      2147      2030      2116      2039      2130      1998      2097      2005      2092      2015      2104      1992      2105      2003      2082
dram[4]:       2010      2126      2066      2123      2019      2102      2019      2102      2026      2089      1975      2107      2019      2079      2006      2078
dram[5]:       2147      2066      2119      2038      2133      2052      2112      1990      2098      1995      2095      2008      2098      1996      2083      2002
maximum mf latency per bank:
dram[0]:        345       371       362       382       357       384       373       384       355       379       356       363       345       371       347       359
dram[1]:        376       400       362       359       384       380       372       400       348       357       373       387       384       385       366       352
dram[2]:        375       356       381       359       371       369       386       356       367       346       374       383       375       375       368       337
dram[3]:        368       376       371       363       370       396       363       390       362       381       357       393       366       396       354       365
dram[4]:        367       376       369       404       368       380       370       369       351       357       388       372       360       396       360       379
dram[5]:        425       392       429       366       372       364       416       363       354       387       391       356       368       358       364       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2350620 n_act=90294 n_pre=90278 n_ref_event=94237574495824 n_req=393858 n_rd=350516 n_rd_L2_A=0 n_write=0 n_wr_bk=86684 bw_util=0.2953
n_activity=2437809 dram_eff=0.3587
bk0: 22056a 2711133i bk1: 22080a 2711860i bk2: 22068a 2708013i bk3: 22176a 2711248i bk4: 21972a 2705084i bk5: 21972a 2712427i bk6: 21876a 2702941i bk7: 21944a 2703287i bk8: 21836a 2708142i bk9: 21784a 2709125i bk10: 21776a 2712691i bk11: 21760a 2715441i bk12: 21844a 2705989i bk13: 21828a 2708771i bk14: 21784a 2705949i bk15: 21760a 2708629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770745
Row_Buffer_Locality_read = 0.819894
Row_Buffer_Locality_write = 0.373264
Bank_Level_Parallism = 2.042261
Bank_Level_Parallism_Col = 0.671268
Bank_Level_Parallism_Ready = 1.129083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.295343 
total_CMD = 2960628 
util_bw = 874400 
Wasted_Col = 928874 
Wasted_Row = 342935 
Idle = 814419 

BW Util Bottlenecks: 
RCDc_limit = 538598 
RCDWRc_limit = 126946 
WTRc_limit = 209532 
RTWc_limit = 403788 
CCDLc_limit = 310056 
rwq = 0 
CCDLc_limit_alone = 243900 
WTRc_limit_alone = 197966 
RTWc_limit_alone = 349198 

Commands details: 
total_CMD = 2960628 
n_nop = 2350620 
Read = 350516 
Write = 0 
L2_Alloc = 0 
L2_WB = 86684 
n_act = 90294 
n_pre = 90278 
n_ref = 94237574495824 
n_req = 393858 
total_req = 437200 

Dual Bus Interface Util: 
issued_total_row = 180572 
issued_total_col = 437200 
Row_Bus_Util =  0.060991 
CoL_Bus_Util = 0.147671 
Either_Row_CoL_Bus_Util = 0.206040 
Issued_on_Two_Bus_Simul_Util = 0.002622 
issued_two_Eff = 0.012728 
queue_avg = 2.583495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.5835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2354073 n_act=88418 n_pre=88402 n_ref_event=94237575342192 n_req=394026 n_rd=350680 n_rd_L2_A=0 n_write=0 n_wr_bk=86692 bw_util=0.2955
n_activity=2423150 dram_eff=0.361
bk0: 22092a 2706766i bk1: 22048a 2714919i bk2: 22088a 2709150i bk3: 22216a 2714491i bk4: 21936a 2709163i bk5: 21992a 2715417i bk6: 21912a 2704080i bk7: 21920a 2709627i bk8: 21904a 2706935i bk9: 21776a 2712073i bk10: 21764a 2713809i bk11: 21760a 2720956i bk12: 21832a 2707467i bk13: 21880a 2713870i bk14: 21796a 2704319i bk15: 21764a 2711701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775604
Row_Buffer_Locality_read = 0.824495
Row_Buffer_Locality_write = 0.380058
Bank_Level_Parallism = 2.040146
Bank_Level_Parallism_Col = 1.694454
Bank_Level_Parallism_Ready = 1.129524
write_to_read_ratio_blp_rw_average = 0.323424
GrpLevelPara = 1.440493 

BW Util details:
bwutil = 0.295459 
total_CMD = 2960628 
util_bw = 874744 
Wasted_Col = 918284 
Wasted_Row = 339540 
Idle = 828060 

BW Util Bottlenecks: 
RCDc_limit = 525045 
RCDWRc_limit = 125033 
WTRc_limit = 205618 
RTWc_limit = 400619 
CCDLc_limit = 309429 
rwq = 0 
CCDLc_limit_alone = 242866 
WTRc_limit_alone = 194084 
RTWc_limit_alone = 345590 

Commands details: 
total_CMD = 2960628 
n_nop = 2354073 
Read = 350680 
Write = 0 
L2_Alloc = 0 
L2_WB = 86692 
n_act = 88418 
n_pre = 88402 
n_ref = 94237575342192 
n_req = 394026 
total_req = 437372 

Dual Bus Interface Util: 
issued_total_row = 176820 
issued_total_col = 437372 
Row_Bus_Util =  0.059724 
CoL_Bus_Util = 0.147729 
Either_Row_CoL_Bus_Util = 0.204874 
Issued_on_Two_Bus_Simul_Util = 0.002580 
issued_two_Eff = 0.012591 
queue_avg = 2.587591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.58759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 961336 -   mf: uid=15502651, sid4294967295:w4294967295, part=2, addr=0xc09fec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (961236), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2348841 n_act=91232 n_pre=91216 n_ref_event=0 n_req=393870 n_rd=350524 n_rd_L2_A=0 n_write=0 n_wr_bk=86692 bw_util=0.2954
n_activity=2439668 dram_eff=0.3584
bk0: 22076a 2707705i bk1: 22064a 2704597i bk2: 22088a 2709663i bk3: 22092a 2706736i bk4: 21940a 2708579i bk5: 21944a 2706723i bk6: 21924a 2703941i bk7: 21864a 2703064i bk8: 21896a 2706585i bk9: 21764a 2701765i bk10: 21760a 2711278i bk11: 21780a 2708896i bk12: 21876a 2706801i bk13: 21892a 2703616i bk14: 21772a 2707845i bk15: 21792a 2702435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768370
Row_Buffer_Locality_read = 0.818435
Row_Buffer_Locality_write = 0.363517
Bank_Level_Parallism = 2.056722
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.131209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.295354 
total_CMD = 2960628 
util_bw = 874432 
Wasted_Col = 931748 
Wasted_Row = 344008 
Idle = 810440 

BW Util Bottlenecks: 
RCDc_limit = 542414 
RCDWRc_limit = 128398 
WTRc_limit = 207706 
RTWc_limit = 406427 
CCDLc_limit = 309875 
rwq = 0 
CCDLc_limit_alone = 243752 
WTRc_limit_alone = 195957 
RTWc_limit_alone = 352053 

Commands details: 
total_CMD = 2960628 
n_nop = 2348841 
Read = 350524 
Write = 0 
L2_Alloc = 0 
L2_WB = 86692 
n_act = 91232 
n_pre = 91216 
n_ref = 0 
n_req = 393870 
total_req = 437216 

Dual Bus Interface Util: 
issued_total_row = 182448 
issued_total_col = 437216 
Row_Bus_Util =  0.061625 
CoL_Bus_Util = 0.147677 
Either_Row_CoL_Bus_Util = 0.206641 
Issued_on_Two_Bus_Simul_Util = 0.002661 
issued_two_Eff = 0.012875 
queue_avg = 2.606087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.60609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2352741 n_act=89100 n_pre=89084 n_ref_event=0 n_req=393972 n_rd=350628 n_rd_L2_A=0 n_write=0 n_wr_bk=86688 bw_util=0.2954
n_activity=2425445 dram_eff=0.3606
bk0: 22072a 2714943i bk1: 22064a 2704059i bk2: 22132a 2715225i bk3: 22088a 2707932i bk4: 21960a 2715329i bk5: 21944a 2706894i bk6: 21904a 2711608i bk7: 21896a 2699253i bk8: 21904a 2709682i bk9: 21776a 2702665i bk10: 21760a 2714106i bk11: 21764a 2712927i bk12: 21888a 2713516i bk13: 21908a 2705763i bk14: 21764a 2714250i bk15: 21804a 2701108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773842
Row_Buffer_Locality_read = 0.822958
Row_Buffer_Locality_write = 0.376523
Bank_Level_Parallism = 2.048628
Bank_Level_Parallism_Col = 1.700810
Bank_Level_Parallism_Ready = 1.133624
write_to_read_ratio_blp_rw_average = 0.323392
GrpLevelPara = 1.442206 

BW Util details:
bwutil = 0.295421 
total_CMD = 2960628 
util_bw = 874632 
Wasted_Col = 920154 
Wasted_Row = 340681 
Idle = 825161 

BW Util Bottlenecks: 
RCDc_limit = 528594 
RCDWRc_limit = 126027 
WTRc_limit = 203826 
RTWc_limit = 405107 
CCDLc_limit = 312847 
rwq = 0 
CCDLc_limit_alone = 244632 
WTRc_limit_alone = 191989 
RTWc_limit_alone = 348729 

Commands details: 
total_CMD = 2960628 
n_nop = 2352741 
Read = 350628 
Write = 0 
L2_Alloc = 0 
L2_WB = 86688 
n_act = 89100 
n_pre = 89084 
n_ref = 0 
n_req = 393972 
total_req = 437316 

Dual Bus Interface Util: 
issued_total_row = 178184 
issued_total_col = 437316 
Row_Bus_Util =  0.060185 
CoL_Bus_Util = 0.147711 
Either_Row_CoL_Bus_Util = 0.205324 
Issued_on_Two_Bus_Simul_Util = 0.002571 
issued_two_Eff = 0.012524 
queue_avg = 2.588194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.58819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2348701 n_act=91319 n_pre=91303 n_ref_event=227392 n_req=393848 n_rd=350500 n_rd_L2_A=0 n_write=0 n_wr_bk=86696 bw_util=0.2953
n_activity=2434888 dram_eff=0.3591
bk0: 22076a 2708672i bk1: 22096a 2706149i bk2: 22136a 2708983i bk3: 22096a 2705460i bk4: 21968a 2708769i bk5: 21944a 2707071i bk6: 21892a 2702711i bk7: 21904a 2698726i bk8: 21784a 2708442i bk9: 21760a 2702878i bk10: 21760a 2711367i bk11: 21768a 2712544i bk12: 21824a 2705968i bk13: 21924a 2705219i bk14: 21768a 2705492i bk15: 21800a 2706017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768136
Row_Buffer_Locality_read = 0.817834
Row_Buffer_Locality_write = 0.366291
Bank_Level_Parallism = 2.057120
Bank_Level_Parallism_Col = 1.694423
Bank_Level_Parallism_Ready = 1.132491
write_to_read_ratio_blp_rw_average = 0.321068
GrpLevelPara = 1.441841 

BW Util details:
bwutil = 0.295340 
total_CMD = 2960628 
util_bw = 874392 
Wasted_Col = 932208 
Wasted_Row = 341158 
Idle = 812870 

BW Util Bottlenecks: 
RCDc_limit = 543816 
RCDWRc_limit = 128311 
WTRc_limit = 211524 
RTWc_limit = 403844 
CCDLc_limit = 310369 
rwq = 0 
CCDLc_limit_alone = 243631 
WTRc_limit_alone = 199783 
RTWc_limit_alone = 348847 

Commands details: 
total_CMD = 2960628 
n_nop = 2348701 
Read = 350500 
Write = 0 
L2_Alloc = 0 
L2_WB = 86696 
n_act = 91319 
n_pre = 91303 
n_ref = 227392 
n_req = 393848 
total_req = 437196 

Dual Bus Interface Util: 
issued_total_row = 182622 
issued_total_col = 437196 
Row_Bus_Util =  0.061684 
CoL_Bus_Util = 0.147670 
Either_Row_CoL_Bus_Util = 0.206688 
Issued_on_Two_Bus_Simul_Util = 0.002665 
issued_two_Eff = 0.012895 
queue_avg = 2.604159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.60416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960628 n_nop=2353493 n_act=88658 n_pre=88642 n_ref_event=0 n_req=393973 n_rd=350624 n_rd_L2_A=0 n_write=0 n_wr_bk=86698 bw_util=0.2954
n_activity=2427879 dram_eff=0.3603
bk0: 22080a 2710525i bk1: 22048a 2713454i bk2: 22156a 2711042i bk3: 22140a 2711004i bk4: 21968a 2708239i bk5: 21968a 2714566i bk6: 21888a 2704436i bk7: 21900a 2712490i bk8: 21788a 2708152i bk9: 21772a 2712520i bk10: 21776a 2715764i bk11: 21760a 2716593i bk12: 21848a 2708111i bk13: 21964a 2713147i bk14: 21764a 2707931i bk15: 21804a 2711490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774964
Row_Buffer_Locality_read = 0.823731
Row_Buffer_Locality_write = 0.380516
Bank_Level_Parallism = 2.035005
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.129030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.295425 
total_CMD = 2960628 
util_bw = 874644 
Wasted_Col = 921812 
Wasted_Row = 338832 
Idle = 825340 

BW Util Bottlenecks: 
RCDc_limit = 528396 
RCDWRc_limit = 125300 
WTRc_limit = 204772 
RTWc_limit = 402204 
CCDLc_limit = 312011 
rwq = 0 
CCDLc_limit_alone = 244620 
WTRc_limit_alone = 193174 
RTWc_limit_alone = 346411 

Commands details: 
total_CMD = 2960628 
n_nop = 2353493 
Read = 350624 
Write = 0 
L2_Alloc = 0 
L2_WB = 86698 
n_act = 88658 
n_pre = 88642 
n_ref = 0 
n_req = 393973 
total_req = 437322 

Dual Bus Interface Util: 
issued_total_row = 177300 
issued_total_col = 437322 
Row_Bus_Util =  0.059886 
CoL_Bus_Util = 0.147713 
Either_Row_CoL_Bus_Util = 0.205070 
Issued_on_Two_Bus_Simul_Util = 0.002529 
issued_two_Eff = 0.012332 
queue_avg = 2.582368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.58237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 470764, Miss = 262588, Miss_rate = 0.558, Pending_hits = 6055, Reservation_fails = 1081
L2_cache_bank[1]: Access = 488704, Miss = 262680, Miss_rate = 0.538, Pending_hits = 7130, Reservation_fails = 14
L2_cache_bank[2]: Access = 489448, Miss = 262700, Miss_rate = 0.537, Pending_hits = 6907, Reservation_fails = 667
L2_cache_bank[3]: Access = 469612, Miss = 262732, Miss_rate = 0.559, Pending_hits = 4917, Reservation_fails = 40
L2_cache_bank[4]: Access = 488572, Miss = 262708, Miss_rate = 0.538, Pending_hits = 7280, Reservation_fails = 16
L2_cache_bank[5]: Access = 470332, Miss = 262584, Miss_rate = 0.558, Pending_hits = 5997, Reservation_fails = 20
L2_cache_bank[6]: Access = 469876, Miss = 262760, Miss_rate = 0.559, Pending_hits = 5240, Reservation_fails = 692
L2_cache_bank[7]: Access = 489044, Miss = 262636, Miss_rate = 0.537, Pending_hits = 7200, Reservation_fails = 24
L2_cache_bank[8]: Access = 470316, Miss = 262584, Miss_rate = 0.558, Pending_hits = 6103, Reservation_fails = 349
L2_cache_bank[9]: Access = 488412, Miss = 262684, Miss_rate = 0.538, Pending_hits = 7376, Reservation_fails = 24
L2_cache_bank[10]: Access = 489564, Miss = 262644, Miss_rate = 0.536, Pending_hits = 7059, Reservation_fails = 15
L2_cache_bank[11]: Access = 469552, Miss = 262748, Miss_rate = 0.560, Pending_hits = 5035, Reservation_fails = 19
L2_total_cache_accesses = 5754196
L2_total_cache_misses = 3152048
L2_total_cache_miss_rate = 0.5478
L2_total_cache_pending_hits = 76299
L2_total_cache_reservation_fails = 2961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2525345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 525856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1577568
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 360
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 786432
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2362
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4704960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 239
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 360
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2362
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=5754196
icnt_total_pkts_simt_to_mem=2224996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8883
	minimum = 5
	maximum = 148
Network latency average = 15.825
	minimum = 5
	maximum = 148
Slowest packet = 5473262
Flit latency average = 14.6837
	minimum = 5
	maximum = 148
Slowest flit = 6069314
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.277681
	minimum = 0.096203 (at node 0)
	maximum = 0.510219 (at node 25)
Accepted packet rate average = 0.277681
	minimum = 0.122392 (at node 15)
	maximum = 0.410883 (at node 12)
Injected flit rate average = 0.308223
	minimum = 0.150963 (at node 0)
	maximum = 0.510219 (at node 25)
Accepted flit rate average= 0.308223
	minimum = 0.191118 (at node 15)
	maximum = 0.410883 (at node 12)
Injected packet length average = 1.10999
Accepted packet length average = 1.10999
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1622 (4 samples)
	minimum = 5 (4 samples)
	maximum = 148 (4 samples)
Network latency average = 16.0952 (4 samples)
	minimum = 5 (4 samples)
	maximum = 144.75 (4 samples)
Flit latency average = 14.9342 (4 samples)
	minimum = 5 (4 samples)
	maximum = 144.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.277143 (4 samples)
	minimum = 0.0965964 (4 samples)
	maximum = 0.509493 (4 samples)
Accepted packet rate average = 0.277143 (4 samples)
	minimum = 0.121963 (4 samples)
	maximum = 0.407062 (4 samples)
Injected flit rate average = 0.307445 (4 samples)
	minimum = 0.15033 (4 samples)
	maximum = 0.509493 (4 samples)
Accepted flit rate average = 0.307445 (4 samples)
	minimum = 0.190146 (4 samples)
	maximum = 0.407062 (4 samples)
Injected packet size average = 1.10934 (4 samples)
Accepted packet size average = 1.10934 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 7 sec (907 sec)
gpgpu_simulation_rate = 461280 (inst/sec)
gpgpu_simulation_rate = 1059 (cycle/sec)
gpgpu_silicon_slowdown = 283286x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 905.805 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
