// Seed: 248946374
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4
);
  tri id_6, id_7, id_8;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  assign id_7 = 1'b0;
  wire id_11;
endmodule : SymbolIdentifier
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wire void id_5,
    input tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wor id_12,
    output wor id_13,
    input supply0 id_14
);
  wire id_16, id_17, id_18;
  module_0 modCall_1 ();
  wire id_19;
  wire id_20;
endmodule
