
---------- Begin Simulation Statistics ----------
final_tick                                  465460500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179521                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864268                       # Number of bytes of host memory used
host_op_rate                                   205033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.57                       # Real time elapsed on the host
host_tick_rate                               83557027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1142145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000465                       # Number of seconds simulated
sim_ticks                                   465460500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.170550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  121607                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               125148                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4772                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            198939                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                591                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             910                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              319                       # Number of indirect misses.
system.cpu.branchPred.lookups                  251142                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13555                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    380994                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   374088                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3675                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     224913                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46810                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           59953                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003095                       # Number of instructions committed
system.cpu.commit.committedOps                1145240                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       833011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.374820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.269352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       477076     57.27%     57.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124124     14.90%     72.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72205      8.67%     80.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40969      4.92%     85.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23972      2.88%     88.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14358      1.72%     90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22838      2.74%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10659      1.28%     94.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        46810      5.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       833011                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12624                       # Number of function calls committed.
system.cpu.commit.int_insts                   1024481                       # Number of committed integer instructions.
system.cpu.commit.loads                        150860                       # Number of loads committed
system.cpu.commit.membars                         232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           863752     75.42%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5029      0.44%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            376      0.03%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            245      0.02%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          150860     13.17%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         124880     10.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145240                       # Class of committed instruction
system.cpu.commit.refs                         275740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      8879                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1142145                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.930922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.930922                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                352728                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1130                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               120022                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1231981                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   254509                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    218893                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3785                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3603                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12495                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      251142                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    171328                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        543764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1104787                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9804                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.269778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             293521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135753                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.186766                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             842410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.497335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.672461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   591130     70.17%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    26990      3.20%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35761      4.25%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11910      1.41%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    30180      3.58%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37971      4.51%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10876      1.29%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29439      3.49%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    68153      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               842410                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           88512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3990                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   232659                       # Number of branches executed
system.cpu.iew.exec_nop                          3314                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.272638                       # Inst execution rate
system.cpu.iew.exec_refs                       290290                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     128924                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15371                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                160652                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                374                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2531                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               130974                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1206335                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                161366                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6005                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1184727                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     78                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11430                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3785                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11660                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5774                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9787                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6094                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2506                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1484                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1104328                       # num instructions consuming a value
system.cpu.iew.wb_count                       1176477                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.595244                       # average fanout of values written-back
system.cpu.iew.wb_producers                    657345                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.263776                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1178584                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1321286                       # number of integer regfile reads
system.cpu.int_regfile_writes                  841994                       # number of integer regfile writes
system.cpu.ipc                               1.074204                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.074204                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                892102     74.92%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5084      0.43%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  17      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 487      0.04%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.02%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163136     13.70%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              129523     10.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1190735                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       13653                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011466                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5352     39.20%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     39.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1214      8.89%     48.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7084     51.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1192586                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3215626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1166889                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1251267                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1202647                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1190735                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 374                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           60867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               670                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        48147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        842410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.413486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.978011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              445410     52.87%     52.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              110015     13.06%     65.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86854     10.31%     76.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60123      7.14%     83.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               53946      6.40%     89.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35137      4.17%     93.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               31564      3.75%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9098      1.08%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10263      1.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          842410                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.279092                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11776                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              22574                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         9588                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12639                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3154                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               160652                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              130974                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  800995                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1323                       # number of misc regfile writes
system.cpu.numCycles                           930922                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   27671                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1176670                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   260908                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2377                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1834209                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1222355                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1266822                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    224585                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  51456                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3785                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 62212                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    90129                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1357061                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         263249                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5734                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     52952                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            370                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            10131                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1990172                       # The number of ROB reads
system.cpu.rob.rob_writes                     2419823                       # The number of ROB writes
system.cpu.timesIdled                            3866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8897                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     910                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1467                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2051                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1467                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2596                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       225152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  225152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6114                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7282500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18537500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5988                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2627                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       774656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       430912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1205568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11478     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           20888500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5416499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9174000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  153                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5333                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5180                       # number of overall hits
system.l2.overall_hits::.cpu.data                 153                       # number of overall hits
system.l2.overall_hits::total                    5333                       # number of overall hits
system.l2.demand_misses::.cpu.inst                936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2583                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3519                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               936                       # number of overall misses
system.l2.overall_misses::.cpu.data              2583                       # number of overall misses
system.l2.overall_misses::total                  3519                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    196314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        270121500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    196314500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       270121500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.153041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.153041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78853.632479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76002.516454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76760.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78853.632479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76002.516454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76760.869565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64446002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    170494500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234940502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64446002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    170494500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    234940502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.153041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.944079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.153041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.944079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68852.566239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66006.387921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66763.427678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68852.566239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66006.387921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66763.427678                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5987                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5987                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5987                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5987                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    154403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     154403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75245.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75245.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    133893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    133893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65250.243665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65250.243665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.153041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78853.632479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78853.632479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64446002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64446002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.153041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.153041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68852.566239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68852.566239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78928.436911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78928.436911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68928.436911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68928.436911                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2596                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2596                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.988199                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.988199                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     49863000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49863000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.988199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.988199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19207.627119                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19207.627119                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3192.915348                       # Cycle average of tags in use
system.l2.tags.total_refs                       19207                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.127667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1171.457545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       795.843751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1225.614053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.097440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186462                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    180573                       # Number of tag accesses
system.l2.tags.data_accesses                   180573                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         165248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59904                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3518                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         128698354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         355020458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483718812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    128698354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        128698354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        128698354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        355020458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483718812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24273750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                90236250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6899.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25649.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    485.183585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.150759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.252638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          115     24.84%     24.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           84     18.14%     42.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      7.34%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      7.34%     57.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      4.10%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.67%     65.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      3.02%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      2.59%     71.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     28.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          463                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 225152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  225152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       483.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    483.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     465346000                       # Total gap between requests
system.mem_ctrls.avgGap                     132275.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       165248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 128698353.565984651446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 355020458.234372198582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25922500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     64313750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27694.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24908.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12059460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        128623920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         70422240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          249611055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.266891                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    181403500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    268717000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1849260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               979110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13059060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         88259370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        104413440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          244824000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.982334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    270474750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    179645750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       164575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       164575                       # number of overall hits
system.cpu.icache.overall_hits::total          164575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6752                       # number of overall misses
system.cpu.icache.overall_misses::total          6752                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162778499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162778499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162778499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162778499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.039410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.039410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.039410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.039410                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24108.190018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24108.190018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24108.190018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24108.190018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1358                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.882353                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5988                       # number of writebacks
system.cpu.icache.writebacks::total              5988                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          636                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          636                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          636                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          636                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139110499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139110499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139110499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139110499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22745.339928                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22745.339928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22745.339928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22745.339928                       # average overall mshr miss latency
system.cpu.icache.replacements                   5988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       164575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6752                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162778499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162778499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.039410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.039410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24108.190018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24108.190018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139110499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139110499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22745.339928                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22745.339928                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.910650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              170691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.908927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.910650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            348770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           348770                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260242                       # number of overall hits
system.cpu.dcache.overall_hits::total          260242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16134                       # number of overall misses
system.cpu.dcache.overall_misses::total         16134                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    919659790                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    919659790                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    919659790                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    919659790                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276355                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058377                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57008.417431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57008.417431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57001.350564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57001.350564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.814870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3998                       # number of writebacks
system.cpu.dcache.writebacks::total              3998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284112111                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284112111                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284296611                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284296611                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019392                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019392                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53015.881881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53015.881881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53030.518747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53030.518747                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    124096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57611.884865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57611.884865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67740.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67740.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    715436658                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    715436658                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62184.846415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62184.846415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162561979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162561979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72637.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72637.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     80127132                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     80127132                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32400.781237                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32400.781237                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     77654132                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     77654132                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31400.781237                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31400.781237                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           851.016075                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              266078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.622902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   851.016075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.831070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          597                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            559068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           559068                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    465460500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    465460500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
