// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module shell_top_Block_entry44_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        a0_p,
        b0_q,
        m,
        addr_c0,
        addr_a0,
        m_axi_aw_AWVALID,
        m_axi_aw_AWREADY,
        m_axi_aw_AWADDR,
        m_axi_aw_AWID,
        m_axi_aw_AWLEN,
        m_axi_aw_AWSIZE,
        m_axi_aw_AWBURST,
        m_axi_aw_AWLOCK,
        m_axi_aw_AWCACHE,
        m_axi_aw_AWPROT,
        m_axi_aw_AWQOS,
        m_axi_aw_AWREGION,
        m_axi_aw_AWUSER,
        m_axi_aw_WVALID,
        m_axi_aw_WREADY,
        m_axi_aw_WDATA,
        m_axi_aw_WSTRB,
        m_axi_aw_WLAST,
        m_axi_aw_WID,
        m_axi_aw_WUSER,
        m_axi_aw_ARVALID,
        m_axi_aw_ARREADY,
        m_axi_aw_ARADDR,
        m_axi_aw_ARID,
        m_axi_aw_ARLEN,
        m_axi_aw_ARSIZE,
        m_axi_aw_ARBURST,
        m_axi_aw_ARLOCK,
        m_axi_aw_ARCACHE,
        m_axi_aw_ARPROT,
        m_axi_aw_ARQOS,
        m_axi_aw_ARREGION,
        m_axi_aw_ARUSER,
        m_axi_aw_RVALID,
        m_axi_aw_RREADY,
        m_axi_aw_RDATA,
        m_axi_aw_RLAST,
        m_axi_aw_RID,
        m_axi_aw_RFIFONUM,
        m_axi_aw_RUSER,
        m_axi_aw_RRESP,
        m_axi_aw_BVALID,
        m_axi_aw_BREADY,
        m_axi_aw_BRESP,
        m_axi_aw_BID,
        m_axi_aw_BUSER,
        m_axi_ca_AWVALID,
        m_axi_ca_AWREADY,
        m_axi_ca_AWADDR,
        m_axi_ca_AWID,
        m_axi_ca_AWLEN,
        m_axi_ca_AWSIZE,
        m_axi_ca_AWBURST,
        m_axi_ca_AWLOCK,
        m_axi_ca_AWCACHE,
        m_axi_ca_AWPROT,
        m_axi_ca_AWQOS,
        m_axi_ca_AWREGION,
        m_axi_ca_AWUSER,
        m_axi_ca_WVALID,
        m_axi_ca_WREADY,
        m_axi_ca_WDATA,
        m_axi_ca_WSTRB,
        m_axi_ca_WLAST,
        m_axi_ca_WID,
        m_axi_ca_WUSER,
        m_axi_ca_ARVALID,
        m_axi_ca_ARREADY,
        m_axi_ca_ARADDR,
        m_axi_ca_ARID,
        m_axi_ca_ARLEN,
        m_axi_ca_ARSIZE,
        m_axi_ca_ARBURST,
        m_axi_ca_ARLOCK,
        m_axi_ca_ARCACHE,
        m_axi_ca_ARPROT,
        m_axi_ca_ARQOS,
        m_axi_ca_ARREGION,
        m_axi_ca_ARUSER,
        m_axi_ca_RVALID,
        m_axi_ca_RREADY,
        m_axi_ca_RDATA,
        m_axi_ca_RLAST,
        m_axi_ca_RID,
        m_axi_ca_RFIFONUM,
        m_axi_ca_RUSER,
        m_axi_ca_RRESP,
        m_axi_ca_BVALID,
        m_axi_ca_BREADY,
        m_axi_ca_BRESP,
        m_axi_ca_BID,
        m_axi_ca_BUSER,
        addr_b0,
        m_axi_bi_AWVALID,
        m_axi_bi_AWREADY,
        m_axi_bi_AWADDR,
        m_axi_bi_AWID,
        m_axi_bi_AWLEN,
        m_axi_bi_AWSIZE,
        m_axi_bi_AWBURST,
        m_axi_bi_AWLOCK,
        m_axi_bi_AWCACHE,
        m_axi_bi_AWPROT,
        m_axi_bi_AWQOS,
        m_axi_bi_AWREGION,
        m_axi_bi_AWUSER,
        m_axi_bi_WVALID,
        m_axi_bi_WREADY,
        m_axi_bi_WDATA,
        m_axi_bi_WSTRB,
        m_axi_bi_WLAST,
        m_axi_bi_WID,
        m_axi_bi_WUSER,
        m_axi_bi_ARVALID,
        m_axi_bi_ARREADY,
        m_axi_bi_ARADDR,
        m_axi_bi_ARID,
        m_axi_bi_ARLEN,
        m_axi_bi_ARSIZE,
        m_axi_bi_ARBURST,
        m_axi_bi_ARLOCK,
        m_axi_bi_ARCACHE,
        m_axi_bi_ARPROT,
        m_axi_bi_ARQOS,
        m_axi_bi_ARREGION,
        m_axi_bi_ARUSER,
        m_axi_bi_RVALID,
        m_axi_bi_RREADY,
        m_axi_bi_RDATA,
        m_axi_bi_RLAST,
        m_axi_bi_RID,
        m_axi_bi_RFIFONUM,
        m_axi_bi_RUSER,
        m_axi_bi_RRESP,
        m_axi_bi_BVALID,
        m_axi_bi_BREADY,
        m_axi_bi_BRESP,
        m_axi_bi_BID,
        m_axi_bi_BUSER,
        ap_return
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_state37 = 42'd68719476736;
parameter    ap_ST_fsm_state38 = 42'd137438953472;
parameter    ap_ST_fsm_state39 = 42'd274877906944;
parameter    ap_ST_fsm_state40 = 42'd549755813888;
parameter    ap_ST_fsm_state41 = 42'd1099511627776;
parameter    ap_ST_fsm_state42 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] a0_p;
input  [15:0] b0_q;
input  [15:0] m;
input  [31:0] addr_c0;
input  [31:0] addr_a0;
output   m_axi_aw_AWVALID;
input   m_axi_aw_AWREADY;
output  [31:0] m_axi_aw_AWADDR;
output  [0:0] m_axi_aw_AWID;
output  [31:0] m_axi_aw_AWLEN;
output  [2:0] m_axi_aw_AWSIZE;
output  [1:0] m_axi_aw_AWBURST;
output  [1:0] m_axi_aw_AWLOCK;
output  [3:0] m_axi_aw_AWCACHE;
output  [2:0] m_axi_aw_AWPROT;
output  [3:0] m_axi_aw_AWQOS;
output  [3:0] m_axi_aw_AWREGION;
output  [0:0] m_axi_aw_AWUSER;
output   m_axi_aw_WVALID;
input   m_axi_aw_WREADY;
output  [7:0] m_axi_aw_WDATA;
output  [0:0] m_axi_aw_WSTRB;
output   m_axi_aw_WLAST;
output  [0:0] m_axi_aw_WID;
output  [0:0] m_axi_aw_WUSER;
output   m_axi_aw_ARVALID;
input   m_axi_aw_ARREADY;
output  [31:0] m_axi_aw_ARADDR;
output  [0:0] m_axi_aw_ARID;
output  [31:0] m_axi_aw_ARLEN;
output  [2:0] m_axi_aw_ARSIZE;
output  [1:0] m_axi_aw_ARBURST;
output  [1:0] m_axi_aw_ARLOCK;
output  [3:0] m_axi_aw_ARCACHE;
output  [2:0] m_axi_aw_ARPROT;
output  [3:0] m_axi_aw_ARQOS;
output  [3:0] m_axi_aw_ARREGION;
output  [0:0] m_axi_aw_ARUSER;
input   m_axi_aw_RVALID;
output   m_axi_aw_RREADY;
input  [7:0] m_axi_aw_RDATA;
input   m_axi_aw_RLAST;
input  [0:0] m_axi_aw_RID;
input  [9:0] m_axi_aw_RFIFONUM;
input  [0:0] m_axi_aw_RUSER;
input  [1:0] m_axi_aw_RRESP;
input   m_axi_aw_BVALID;
output   m_axi_aw_BREADY;
input  [1:0] m_axi_aw_BRESP;
input  [0:0] m_axi_aw_BID;
input  [0:0] m_axi_aw_BUSER;
output   m_axi_ca_AWVALID;
input   m_axi_ca_AWREADY;
output  [31:0] m_axi_ca_AWADDR;
output  [0:0] m_axi_ca_AWID;
output  [31:0] m_axi_ca_AWLEN;
output  [2:0] m_axi_ca_AWSIZE;
output  [1:0] m_axi_ca_AWBURST;
output  [1:0] m_axi_ca_AWLOCK;
output  [3:0] m_axi_ca_AWCACHE;
output  [2:0] m_axi_ca_AWPROT;
output  [3:0] m_axi_ca_AWQOS;
output  [3:0] m_axi_ca_AWREGION;
output  [0:0] m_axi_ca_AWUSER;
output   m_axi_ca_WVALID;
input   m_axi_ca_WREADY;
output  [31:0] m_axi_ca_WDATA;
output  [3:0] m_axi_ca_WSTRB;
output   m_axi_ca_WLAST;
output  [0:0] m_axi_ca_WID;
output  [0:0] m_axi_ca_WUSER;
output   m_axi_ca_ARVALID;
input   m_axi_ca_ARREADY;
output  [31:0] m_axi_ca_ARADDR;
output  [0:0] m_axi_ca_ARID;
output  [31:0] m_axi_ca_ARLEN;
output  [2:0] m_axi_ca_ARSIZE;
output  [1:0] m_axi_ca_ARBURST;
output  [1:0] m_axi_ca_ARLOCK;
output  [3:0] m_axi_ca_ARCACHE;
output  [2:0] m_axi_ca_ARPROT;
output  [3:0] m_axi_ca_ARQOS;
output  [3:0] m_axi_ca_ARREGION;
output  [0:0] m_axi_ca_ARUSER;
input   m_axi_ca_RVALID;
output   m_axi_ca_RREADY;
input  [31:0] m_axi_ca_RDATA;
input   m_axi_ca_RLAST;
input  [0:0] m_axi_ca_RID;
input  [7:0] m_axi_ca_RFIFONUM;
input  [0:0] m_axi_ca_RUSER;
input  [1:0] m_axi_ca_RRESP;
input   m_axi_ca_BVALID;
output   m_axi_ca_BREADY;
input  [1:0] m_axi_ca_BRESP;
input  [0:0] m_axi_ca_BID;
input  [0:0] m_axi_ca_BUSER;
input  [31:0] addr_b0;
output   m_axi_bi_AWVALID;
input   m_axi_bi_AWREADY;
output  [31:0] m_axi_bi_AWADDR;
output  [0:0] m_axi_bi_AWID;
output  [31:0] m_axi_bi_AWLEN;
output  [2:0] m_axi_bi_AWSIZE;
output  [1:0] m_axi_bi_AWBURST;
output  [1:0] m_axi_bi_AWLOCK;
output  [3:0] m_axi_bi_AWCACHE;
output  [2:0] m_axi_bi_AWPROT;
output  [3:0] m_axi_bi_AWQOS;
output  [3:0] m_axi_bi_AWREGION;
output  [0:0] m_axi_bi_AWUSER;
output   m_axi_bi_WVALID;
input   m_axi_bi_WREADY;
output  [7:0] m_axi_bi_WDATA;
output  [0:0] m_axi_bi_WSTRB;
output   m_axi_bi_WLAST;
output  [0:0] m_axi_bi_WID;
output  [0:0] m_axi_bi_WUSER;
output   m_axi_bi_ARVALID;
input   m_axi_bi_ARREADY;
output  [31:0] m_axi_bi_ARADDR;
output  [0:0] m_axi_bi_ARID;
output  [31:0] m_axi_bi_ARLEN;
output  [2:0] m_axi_bi_ARSIZE;
output  [1:0] m_axi_bi_ARBURST;
output  [1:0] m_axi_bi_ARLOCK;
output  [3:0] m_axi_bi_ARCACHE;
output  [2:0] m_axi_bi_ARPROT;
output  [3:0] m_axi_bi_ARQOS;
output  [3:0] m_axi_bi_ARREGION;
output  [0:0] m_axi_bi_ARUSER;
input   m_axi_bi_RVALID;
output   m_axi_bi_RREADY;
input  [7:0] m_axi_bi_RDATA;
input   m_axi_bi_RLAST;
input  [0:0] m_axi_bi_RID;
input  [9:0] m_axi_bi_RFIFONUM;
input  [0:0] m_axi_bi_RUSER;
input  [1:0] m_axi_bi_RRESP;
input   m_axi_bi_BVALID;
output   m_axi_bi_BREADY;
input  [1:0] m_axi_bi_BRESP;
input  [0:0] m_axi_bi_BID;
input  [0:0] m_axi_bi_BUSER;
output  [1:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_aw_ARVALID;
reg m_axi_aw_RREADY;
reg m_axi_ca_AWVALID;
reg m_axi_ca_WVALID;
reg m_axi_ca_BREADY;
reg m_axi_bi_ARVALID;
reg m_axi_bi_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
reg   [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
wire    grp_sa_store_fu_340_ca_blk_n_AW;
wire    grp_sa_store_fu_340_ca_blk_n_W;
wire    grp_sa_store_fu_340_ca_blk_n_B;
reg    ca_blk_n_AW;
reg    ca_blk_n_W;
reg    ca_blk_n_B;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state40;
reg    ap_block_state1;
wire   [13:0] tmp_fu_416_p4;
reg   [13:0] tmp_reg_750;
wire   [13:0] tmp_1_fu_432_p4;
reg   [13:0] tmp_1_reg_755;
wire   [31:0] zext_ln109_fu_454_p1;
reg   [31:0] zext_ln109_reg_764;
wire   [31:0] zext_ln109_1_fu_468_p1;
reg   [31:0] zext_ln109_1_reg_772;
reg   [15:0] tmp_2_reg_780;
wire   [0:0] icmp_ln113_fu_498_p2;
reg   [0:0] icmp_ln113_reg_785;
wire    ap_CS_fsm_state2;
wire   [31:0] mul_ln113_1_fu_506_p2;
reg   [31:0] mul_ln113_1_reg_789;
wire   [31:0] mul_ln113_2_fu_511_p2;
reg   [31:0] mul_ln113_2_reg_794;
wire   [16:0] sub52_fu_549_p2;
reg   [16:0] sub52_reg_823;
wire    ap_CS_fsm_state3;
wire   [29:0] m_cast3_fu_555_p1;
reg   [29:0] m_cast3_reg_828;
wire   [27:0] zext_ln160_fu_558_p1;
reg   [27:0] zext_ln160_reg_833;
wire   [27:0] mul_ln136_fu_567_p2;
reg   [27:0] mul_ln136_reg_838;
wire   [13:0] select_ln139_fu_613_p3;
reg   [13:0] select_ln139_reg_846;
wire    ap_CS_fsm_state4;
wire   [13:0] select_ln139_1_fu_627_p3;
reg   [13:0] select_ln139_1_reg_851;
wire   [29:0] mul_ln139_fu_659_p2;
reg   [29:0] mul_ln139_reg_857;
wire    ap_CS_fsm_state5;
wire   [27:0] mul_ln139_1_fu_667_p2;
reg   [27:0] mul_ln139_1_reg_862;
wire   [31:0] shl_ln22_1_mid2_fu_672_p3;
reg   [31:0] shl_ln22_1_mid2_reg_867;
wire    ap_CS_fsm_state6;
wire   [15:0] shl_ln_fu_687_p3;
reg   [15:0] shl_ln_reg_872;
wire   [31:0] addr_sa_c_fu_714_p2;
reg   [31:0] addr_sa_c_reg_878;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_done;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_idle;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_ready;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWVALID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWADDR;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWLEN;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWSIZE;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWBURST;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWLOCK;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWCACHE;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWPROT;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWQOS;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWREGION;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WVALID;
wire   [7:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WDATA;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WSTRB;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WLAST;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WID;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARVALID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARADDR;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLEN;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARSIZE;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARBURST;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLOCK;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARCACHE;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARPROT;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARQOS;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARREGION;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_RREADY;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_BREADY;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWVALID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWADDR;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWLEN;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWSIZE;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWBURST;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWLOCK;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWCACHE;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWPROT;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWQOS;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWREGION;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WVALID;
wire   [7:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WDATA;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WSTRB;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WLAST;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WID;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARVALID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARADDR;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARID;
wire   [31:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLEN;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARSIZE;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARBURST;
wire   [1:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLOCK;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARCACHE;
wire   [2:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARPROT;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARQOS;
wire   [3:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARREGION;
wire   [0:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARUSER;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_RREADY;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_BREADY;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld;
wire   [19:0] grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o;
wire    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld;
wire    grp_sa_store_fu_340_ap_start;
wire    grp_sa_store_fu_340_ap_done;
wire    grp_sa_store_fu_340_ap_idle;
wire    grp_sa_store_fu_340_ap_ready;
wire    grp_sa_store_fu_340_m_axi_ca_AWVALID;
wire   [31:0] grp_sa_store_fu_340_m_axi_ca_AWADDR;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_AWID;
wire   [31:0] grp_sa_store_fu_340_m_axi_ca_AWLEN;
wire   [2:0] grp_sa_store_fu_340_m_axi_ca_AWSIZE;
wire   [1:0] grp_sa_store_fu_340_m_axi_ca_AWBURST;
wire   [1:0] grp_sa_store_fu_340_m_axi_ca_AWLOCK;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_AWCACHE;
wire   [2:0] grp_sa_store_fu_340_m_axi_ca_AWPROT;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_AWQOS;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_AWREGION;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_AWUSER;
wire    grp_sa_store_fu_340_m_axi_ca_WVALID;
wire   [31:0] grp_sa_store_fu_340_m_axi_ca_WDATA;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_WSTRB;
wire    grp_sa_store_fu_340_m_axi_ca_WLAST;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_WID;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_WUSER;
wire    grp_sa_store_fu_340_m_axi_ca_ARVALID;
wire   [31:0] grp_sa_store_fu_340_m_axi_ca_ARADDR;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_ARID;
wire   [31:0] grp_sa_store_fu_340_m_axi_ca_ARLEN;
wire   [2:0] grp_sa_store_fu_340_m_axi_ca_ARSIZE;
wire   [1:0] grp_sa_store_fu_340_m_axi_ca_ARBURST;
wire   [1:0] grp_sa_store_fu_340_m_axi_ca_ARLOCK;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_ARCACHE;
wire   [2:0] grp_sa_store_fu_340_m_axi_ca_ARPROT;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_ARQOS;
wire   [3:0] grp_sa_store_fu_340_m_axi_ca_ARREGION;
wire   [0:0] grp_sa_store_fu_340_m_axi_ca_ARUSER;
wire    grp_sa_store_fu_340_m_axi_ca_RREADY;
wire    grp_sa_store_fu_340_m_axi_ca_BREADY;
wire    call_ln162_sa_reset_fu_380_ap_ready;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_ap_vld;
wire   [19:0] call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
wire    call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_ap_vld;
reg   [1:0] retval_0_reg_224;
wire   [0:0] or_ln105_fu_448_p2;
wire   [0:0] icmp_ln109_1_fu_476_p2;
wire   [0:0] icmp_ln109_fu_462_p2;
wire   [0:0] icmp_ln113_1_fu_543_p2;
wire   [0:0] icmp_ln139_fu_591_p2;
reg    grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_sa_store_fu_340_ap_start_reg;
wire    ap_CS_fsm_state18;
reg   [41:0] ap_NS_fsm;
wire    ap_NS_fsm_state19;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state41;
reg   [13:0] j_fu_176;
wire   [13:0] add_ln140_fu_635_p2;
reg   [13:0] i_fu_180;
reg   [27:0] indvar_flatten_fu_184;
wire   [27:0] add_ln139_fu_596_p2;
wire   [0:0] icmp_ln105_fu_426_p2;
wire   [0:0] icmp_ln105_1_fu_442_p2;
wire   [1:0] trunc_ln109_fu_458_p1;
wire   [1:0] trunc_ln109_1_fu_472_p1;
wire   [15:0] mul_ln113_fu_482_p0;
wire   [15:0] mul_ln113_fu_482_p1;
wire   [31:0] mul_ln113_fu_482_p2;
wire   [15:0] mul_ln113_1_fu_506_p0;
wire   [31:0] zext_ln113_fu_503_p1;
wire   [15:0] mul_ln113_1_fu_506_p1;
wire   [15:0] mul_ln113_2_fu_511_p0;
wire   [15:0] mul_ln113_2_fu_511_p1;
wire   [15:0] tmp_3_fu_519_p4;
wire   [15:0] tmp_4_fu_528_p4;
wire   [15:0] or_ln113_fu_537_p2;
wire   [16:0] zext_ln113_1_fu_516_p1;
wire   [13:0] mul_ln136_fu_567_p0;
wire   [13:0] mul_ln136_fu_567_p1;
wire   [0:0] icmp_ln140_fu_608_p2;
wire   [13:0] add_ln139_1_fu_621_p2;
wire   [15:0] mul_ln139_fu_659_p0;
wire   [13:0] mul_ln139_fu_659_p1;
wire   [15:0] mul_ln139_1_fu_667_p0;
wire   [13:0] mul_ln139_1_fu_667_p1;
wire   [29:0] shl_ln160_mid2_fu_680_p3;
wire   [29:0] zext_ln160_1_fu_696_p1;
wire   [29:0] add_ln160_fu_700_p2;
wire   [31:0] shl_ln160_1_fu_706_p3;
wire    ap_CS_fsm_state42;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_block_state19;
reg    ap_ST_fsm_state19_blk;
reg    ap_block_state20;
reg    ap_ST_fsm_state20_blk;
reg    ap_block_state21;
reg    ap_ST_fsm_state21_blk;
reg    ap_block_state22;
reg    ap_ST_fsm_state22_blk;
reg    ap_block_state23;
reg    ap_ST_fsm_state23_blk;
reg    ap_block_state24;
reg    ap_ST_fsm_state24_blk;
reg    ap_block_state25;
reg    ap_ST_fsm_state25_blk;
reg    ap_block_state26;
reg    ap_ST_fsm_state26_blk;
reg    ap_block_state27;
reg    ap_ST_fsm_state27_blk;
reg    ap_block_state28;
reg    ap_ST_fsm_state28_blk;
reg    ap_block_state29;
reg    ap_ST_fsm_state29_blk;
reg    ap_block_state30;
reg    ap_ST_fsm_state30_blk;
reg    ap_block_state31;
reg    ap_ST_fsm_state31_blk;
reg    ap_block_state32;
reg    ap_ST_fsm_state32_blk;
reg    ap_block_state33;
reg    ap_ST_fsm_state33_blk;
reg    ap_block_state34;
reg    ap_ST_fsm_state34_blk;
reg    ap_block_state35;
reg    ap_ST_fsm_state35_blk;
reg    ap_block_state36;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_block_state40;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire   [31:0] mul_ln113_fu_482_p00;
wire   [31:0] mul_ln113_fu_482_p10;
wire   [27:0] mul_ln136_fu_567_p00;
wire   [27:0] mul_ln136_fu_567_p10;
wire   [27:0] mul_ln139_1_fu_667_p10;
wire   [29:0] mul_ln139_fu_659_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 42'd1;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7 = 20'd0;
#0 shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6 = 20'd0;
#0 grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg = 1'b0;
#0 grp_sa_store_fu_340_ap_start_reg = 1'b0;
#0 j_fu_176 = 14'd0;
#0 i_fu_180 = 14'd0;
#0 indvar_flatten_fu_184 = 28'd0;
end

shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3 grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start),
    .ap_done(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_done),
    .ap_idle(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_idle),
    .ap_ready(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_ready),
    .m_axi_aw_AWVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWVALID),
    .m_axi_aw_AWREADY(1'b0),
    .m_axi_aw_AWADDR(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWADDR),
    .m_axi_aw_AWID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWID),
    .m_axi_aw_AWLEN(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWLEN),
    .m_axi_aw_AWSIZE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWSIZE),
    .m_axi_aw_AWBURST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWBURST),
    .m_axi_aw_AWLOCK(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWLOCK),
    .m_axi_aw_AWCACHE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWCACHE),
    .m_axi_aw_AWPROT(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWPROT),
    .m_axi_aw_AWQOS(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWQOS),
    .m_axi_aw_AWREGION(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWREGION),
    .m_axi_aw_AWUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_AWUSER),
    .m_axi_aw_WVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WVALID),
    .m_axi_aw_WREADY(1'b0),
    .m_axi_aw_WDATA(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WDATA),
    .m_axi_aw_WSTRB(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WSTRB),
    .m_axi_aw_WLAST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WLAST),
    .m_axi_aw_WID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WID),
    .m_axi_aw_WUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_WUSER),
    .m_axi_aw_ARVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARVALID),
    .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
    .m_axi_aw_ARADDR(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARADDR),
    .m_axi_aw_ARID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARID),
    .m_axi_aw_ARLEN(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLEN),
    .m_axi_aw_ARSIZE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARSIZE),
    .m_axi_aw_ARBURST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARBURST),
    .m_axi_aw_ARLOCK(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLOCK),
    .m_axi_aw_ARCACHE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARCACHE),
    .m_axi_aw_ARPROT(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARPROT),
    .m_axi_aw_ARQOS(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARQOS),
    .m_axi_aw_ARREGION(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARREGION),
    .m_axi_aw_ARUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARUSER),
    .m_axi_aw_RVALID(m_axi_aw_RVALID),
    .m_axi_aw_RREADY(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_RREADY),
    .m_axi_aw_RDATA(m_axi_aw_RDATA),
    .m_axi_aw_RLAST(m_axi_aw_RLAST),
    .m_axi_aw_RID(m_axi_aw_RID),
    .m_axi_aw_RFIFONUM(m_axi_aw_RFIFONUM),
    .m_axi_aw_RUSER(m_axi_aw_RUSER),
    .m_axi_aw_RRESP(m_axi_aw_RRESP),
    .m_axi_aw_BVALID(1'b0),
    .m_axi_aw_BREADY(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_BREADY),
    .m_axi_aw_BRESP(2'd0),
    .m_axi_aw_BID(1'd0),
    .m_axi_aw_BUSER(1'd0),
    .m_axi_bi_AWVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWVALID),
    .m_axi_bi_AWREADY(1'b0),
    .m_axi_bi_AWADDR(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWADDR),
    .m_axi_bi_AWID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWID),
    .m_axi_bi_AWLEN(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWLEN),
    .m_axi_bi_AWSIZE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWSIZE),
    .m_axi_bi_AWBURST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWBURST),
    .m_axi_bi_AWLOCK(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWLOCK),
    .m_axi_bi_AWCACHE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWCACHE),
    .m_axi_bi_AWPROT(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWPROT),
    .m_axi_bi_AWQOS(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWQOS),
    .m_axi_bi_AWREGION(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWREGION),
    .m_axi_bi_AWUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_AWUSER),
    .m_axi_bi_WVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WVALID),
    .m_axi_bi_WREADY(1'b0),
    .m_axi_bi_WDATA(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WDATA),
    .m_axi_bi_WSTRB(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WSTRB),
    .m_axi_bi_WLAST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WLAST),
    .m_axi_bi_WID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WID),
    .m_axi_bi_WUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_WUSER),
    .m_axi_bi_ARVALID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARVALID),
    .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
    .m_axi_bi_ARADDR(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARADDR),
    .m_axi_bi_ARID(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARID),
    .m_axi_bi_ARLEN(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLEN),
    .m_axi_bi_ARSIZE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARSIZE),
    .m_axi_bi_ARBURST(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARBURST),
    .m_axi_bi_ARLOCK(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLOCK),
    .m_axi_bi_ARCACHE(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARCACHE),
    .m_axi_bi_ARPROT(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARPROT),
    .m_axi_bi_ARQOS(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARQOS),
    .m_axi_bi_ARREGION(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARREGION),
    .m_axi_bi_ARUSER(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARUSER),
    .m_axi_bi_RVALID(m_axi_bi_RVALID),
    .m_axi_bi_RREADY(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_RREADY),
    .m_axi_bi_RDATA(m_axi_bi_RDATA),
    .m_axi_bi_RLAST(m_axi_bi_RLAST),
    .m_axi_bi_RID(m_axi_bi_RID),
    .m_axi_bi_RFIFONUM(m_axi_bi_RFIFONUM),
    .m_axi_bi_RUSER(m_axi_bi_RUSER),
    .m_axi_bi_RRESP(m_axi_bi_RRESP),
    .m_axi_bi_BVALID(1'b0),
    .m_axi_bi_BREADY(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_BREADY),
    .m_axi_bi_BRESP(2'd0),
    .m_axi_bi_BID(1'd0),
    .m_axi_bi_BUSER(1'd0),
    .sub52(sub52_reg_823),
    .zext_ln109_1(b0_q),
    .zext_ln113_1(m),
    .m(m),
    .shl_ln22_1_mid2(shl_ln22_1_mid2_reg_867),
    .addr_a0(addr_a0),
    .zext_ln50(shl_ln_reg_872),
    .addr_b0(addr_b0),
    .shl_ln(shl_ln_reg_872),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld(grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld)
);

shell_top_sa_store grp_sa_store_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sa_store_fu_340_ap_start),
    .ap_done(grp_sa_store_fu_340_ap_done),
    .ap_idle(grp_sa_store_fu_340_ap_idle),
    .ap_ready(grp_sa_store_fu_340_ap_ready),
    .m_axi_ca_AWVALID(grp_sa_store_fu_340_m_axi_ca_AWVALID),
    .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
    .m_axi_ca_AWADDR(grp_sa_store_fu_340_m_axi_ca_AWADDR),
    .m_axi_ca_AWID(grp_sa_store_fu_340_m_axi_ca_AWID),
    .m_axi_ca_AWLEN(grp_sa_store_fu_340_m_axi_ca_AWLEN),
    .m_axi_ca_AWSIZE(grp_sa_store_fu_340_m_axi_ca_AWSIZE),
    .m_axi_ca_AWBURST(grp_sa_store_fu_340_m_axi_ca_AWBURST),
    .m_axi_ca_AWLOCK(grp_sa_store_fu_340_m_axi_ca_AWLOCK),
    .m_axi_ca_AWCACHE(grp_sa_store_fu_340_m_axi_ca_AWCACHE),
    .m_axi_ca_AWPROT(grp_sa_store_fu_340_m_axi_ca_AWPROT),
    .m_axi_ca_AWQOS(grp_sa_store_fu_340_m_axi_ca_AWQOS),
    .m_axi_ca_AWREGION(grp_sa_store_fu_340_m_axi_ca_AWREGION),
    .m_axi_ca_AWUSER(grp_sa_store_fu_340_m_axi_ca_AWUSER),
    .m_axi_ca_WVALID(grp_sa_store_fu_340_m_axi_ca_WVALID),
    .m_axi_ca_WREADY(m_axi_ca_WREADY),
    .m_axi_ca_WDATA(grp_sa_store_fu_340_m_axi_ca_WDATA),
    .m_axi_ca_WSTRB(grp_sa_store_fu_340_m_axi_ca_WSTRB),
    .m_axi_ca_WLAST(grp_sa_store_fu_340_m_axi_ca_WLAST),
    .m_axi_ca_WID(grp_sa_store_fu_340_m_axi_ca_WID),
    .m_axi_ca_WUSER(grp_sa_store_fu_340_m_axi_ca_WUSER),
    .m_axi_ca_ARVALID(grp_sa_store_fu_340_m_axi_ca_ARVALID),
    .m_axi_ca_ARREADY(1'b0),
    .m_axi_ca_ARADDR(grp_sa_store_fu_340_m_axi_ca_ARADDR),
    .m_axi_ca_ARID(grp_sa_store_fu_340_m_axi_ca_ARID),
    .m_axi_ca_ARLEN(grp_sa_store_fu_340_m_axi_ca_ARLEN),
    .m_axi_ca_ARSIZE(grp_sa_store_fu_340_m_axi_ca_ARSIZE),
    .m_axi_ca_ARBURST(grp_sa_store_fu_340_m_axi_ca_ARBURST),
    .m_axi_ca_ARLOCK(grp_sa_store_fu_340_m_axi_ca_ARLOCK),
    .m_axi_ca_ARCACHE(grp_sa_store_fu_340_m_axi_ca_ARCACHE),
    .m_axi_ca_ARPROT(grp_sa_store_fu_340_m_axi_ca_ARPROT),
    .m_axi_ca_ARQOS(grp_sa_store_fu_340_m_axi_ca_ARQOS),
    .m_axi_ca_ARREGION(grp_sa_store_fu_340_m_axi_ca_ARREGION),
    .m_axi_ca_ARUSER(grp_sa_store_fu_340_m_axi_ca_ARUSER),
    .m_axi_ca_RVALID(1'b0),
    .m_axi_ca_RREADY(grp_sa_store_fu_340_m_axi_ca_RREADY),
    .m_axi_ca_RDATA(32'd0),
    .m_axi_ca_RLAST(1'b0),
    .m_axi_ca_RID(1'd0),
    .m_axi_ca_RFIFONUM(8'd0),
    .m_axi_ca_RUSER(1'd0),
    .m_axi_ca_RRESP(2'd0),
    .m_axi_ca_BVALID(m_axi_ca_BVALID),
    .m_axi_ca_BREADY(grp_sa_store_fu_340_m_axi_ca_BREADY),
    .m_axi_ca_BRESP(m_axi_ca_BRESP),
    .m_axi_ca_BID(m_axi_ca_BID),
    .m_axi_ca_BUSER(m_axi_ca_BUSER),
    .out_r(addr_sa_c_reg_878),
    .b0_q(b0_q),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
    .ca_blk_n_AW(grp_sa_store_fu_340_ca_blk_n_AW),
    .ca_blk_n_W(grp_sa_store_fu_340_ca_blk_n_W),
    .ca_blk_n_B(grp_sa_store_fu_340_ca_blk_n_B)
);

shell_top_sa_reset call_ln162_sa_reset_fu_380(
    .ap_ready(call_ln162_sa_reset_fu_380_ap_ready),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_ap_vld),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
    .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_ap_vld(call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_ap_vld)
);

shell_top_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U86(
    .din0(mul_ln113_fu_482_p0),
    .din1(mul_ln113_fu_482_p1),
    .dout(mul_ln113_fu_482_p2)
);

shell_top_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U87(
    .din0(mul_ln113_1_fu_506_p0),
    .din1(mul_ln113_1_fu_506_p1),
    .dout(mul_ln113_1_fu_506_p2)
);

shell_top_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U88(
    .din0(mul_ln113_2_fu_511_p0),
    .din1(mul_ln113_2_fu_511_p1),
    .dout(mul_ln113_2_fu_511_p2)
);

shell_top_mul_14ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14ns_14ns_28_1_1_U89(
    .din0(mul_ln136_fu_567_p0),
    .din1(mul_ln136_fu_567_p1),
    .dout(mul_ln136_fu_567_p2)
);

shell_top_mul_16ns_14ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16ns_14ns_30_1_1_U90(
    .din0(mul_ln139_fu_659_p0),
    .din1(mul_ln139_fu_659_p1),
    .dout(mul_ln139_fu_659_p2)
);

shell_top_mul_16ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16ns_14ns_28_1_1_U91(
    .din0(mul_ln139_1_fu_667_p0),
    .din1(mul_ln139_1_fu_667_p1),
    .dout(mul_ln139_1_fu_667_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state42)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg <= 1'b1;
        end else if ((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_ready == 1'b1)) begin
            grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sa_store_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state19) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_sa_store_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_sa_store_fu_340_ap_ready == 1'b1)) begin
            grp_sa_store_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_1_fu_543_p2 == 1'd1) & (icmp_ln113_reg_785 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_180 <= 14'd0;
    end else if (((icmp_ln139_fu_591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_fu_180 <= select_ln139_1_fu_627_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_1_fu_543_p2 == 1'd1) & (icmp_ln113_reg_785 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten_fu_184 <= 28'd0;
    end else if (((icmp_ln139_fu_591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_fu_184 <= add_ln139_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_1_fu_543_p2 == 1'd1) & (icmp_ln113_reg_785 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_fu_176 <= 14'd0;
    end else if (((icmp_ln139_fu_591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_fu_176 <= add_ln140_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_591_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                retval_0_reg_224[1] <= 1'b0;
    end else if ((((or_ln105_fu_448_p2 == 1'd1) & (1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state3) & ((icmp_ln113_1_fu_543_p2 == 1'd0) | (icmp_ln113_reg_785 == 1'd0))) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln109_fu_462_p2 == 1'd0) & (or_ln105_fu_448_p2 == 1'd0)) | ((icmp_ln109_1_fu_476_p2 == 1'd0) & (or_ln105_fu_448_p2 == 1'd0)))))) begin
                retval_0_reg_224[1] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9 <= call_ln162_sa_reset_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
    end else if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9 <= grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        addr_sa_c_reg_878 <= addr_sa_c_fu_714_p2;
        shl_ln22_1_mid2_reg_867[31 : 2] <= shl_ln22_1_mid2_fu_672_p3[31 : 2];
        shl_ln_reg_872[15 : 2] <= shl_ln_fu_687_p3[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln113_reg_785 <= icmp_ln113_fu_498_p2;
        mul_ln113_1_reg_789 <= mul_ln113_1_fu_506_p2;
        mul_ln113_2_reg_794 <= mul_ln113_2_fu_511_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_cast3_reg_828[15 : 0] <= m_cast3_fu_555_p1[15 : 0];
        mul_ln136_reg_838 <= mul_ln136_fu_567_p2;
        sub52_reg_823 <= sub52_fu_549_p2;
        zext_ln160_reg_833[15 : 0] <= zext_ln160_fu_558_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln139_1_reg_862 <= mul_ln139_1_fu_667_p2;
        mul_ln139_reg_857 <= mul_ln139_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        select_ln139_1_reg_851 <= select_ln139_1_fu_627_p3;
        select_ln139_reg_846 <= select_ln139_fu_613_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_1_reg_755 <= {{b0_q[15:2]}};
        tmp_2_reg_780 <= {{mul_ln113_fu_482_p2[31:16]}};
        tmp_reg_750 <= {{a0_p[15:2]}};
        zext_ln109_1_reg_772[15 : 0] <= zext_ln109_1_fu_468_p1[15 : 0];
        zext_ln109_reg_764[15 : 0] <= zext_ln109_fu_454_p1[15 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state19)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state20)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state21)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state22)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state23)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state24)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state25)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state26)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state27)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state28)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state29)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state30)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state31)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state32)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state33)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state34)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state35)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state36)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state40)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        ca_blk_n_AW = grp_sa_store_fu_340_ca_blk_n_AW;
    end else begin
        ca_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        ca_blk_n_B = grp_sa_store_fu_340_ca_blk_n_B;
    end else begin
        ca_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        ca_blk_n_W = grp_sa_store_fu_340_ca_blk_n_W;
    end else begin
        ca_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_aw_ARVALID = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARVALID;
    end else begin
        m_axi_aw_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_aw_RREADY = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_RREADY;
    end else begin
        m_axi_aw_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_bi_ARVALID = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARVALID;
    end else begin
        m_axi_bi_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_bi_RREADY = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_RREADY;
    end else begin
        m_axi_bi_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_ca_AWVALID = grp_sa_store_fu_340_m_axi_ca_AWVALID;
    end else begin
        m_axi_ca_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_ca_BREADY = grp_sa_store_fu_340_m_axi_ca_BREADY;
    end else begin
        m_axi_ca_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_ca_WVALID = grp_sa_store_fu_340_m_axi_ca_WVALID;
    end else begin
        m_axi_ca_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln109_fu_462_p2 == 1'd1) & (icmp_ln109_1_fu_476_p2 == 1'd1) & (or_ln105_fu_448_p2 == 1'd0) & (1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & ((or_ln105_fu_448_p2 == 1'd1) | ((icmp_ln109_fu_462_p2 == 1'd0) | (icmp_ln109_1_fu_476_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln113_1_fu_543_p2 == 1'd1) & (icmp_ln113_reg_785 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln139_fu_591_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b0 == ap_block_state19) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b0 == ap_block_state22) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b0 == ap_block_state23) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b0 == ap_block_state24) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b0 == ap_block_state27) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b0 == ap_block_state28) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b0 == ap_block_state32) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b0 == ap_block_state34) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b0 == ap_block_state35) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b0 == ap_block_state40) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln139_1_fu_621_p2 = (i_fu_180 + 14'd1);

assign add_ln139_fu_596_p2 = (indvar_flatten_fu_184 + 28'd1);

assign add_ln140_fu_635_p2 = (select_ln139_fu_613_p3 + 14'd1);

assign add_ln160_fu_700_p2 = (shl_ln160_mid2_fu_680_p3 + zext_ln160_1_fu_696_p1);

assign addr_sa_c_fu_714_p2 = (shl_ln160_1_fu_706_p3 + addr_c0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_NS_fsm_state19 = ap_NS_fsm[32'd18];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state20 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state21 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state22 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state23 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state24 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state25 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state26 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state27 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state28 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state29 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state30 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state31 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state32 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state33 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state34 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state35 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state36 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state40 = ((grp_sa_store_fu_340_ca_blk_n_W & grp_sa_store_fu_340_ca_blk_n_B & grp_sa_store_fu_340_ca_blk_n_AW) == 1'b0);
end

assign ap_return = retval_0_reg_224;

assign grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_ap_start_reg;

assign grp_sa_store_fu_340_ap_start = grp_sa_store_fu_340_ap_start_reg;

assign icmp_ln105_1_fu_442_p2 = ((tmp_1_fu_432_p4 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_426_p2 = ((tmp_fu_416_p4 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_1_fu_476_p2 = ((trunc_ln109_1_fu_472_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_462_p2 = ((trunc_ln109_fu_458_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_1_fu_543_p2 = ((or_ln113_fu_537_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_498_p2 = ((tmp_2_reg_780 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_591_p2 = ((indvar_flatten_fu_184 == mul_ln136_reg_838) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_608_p2 = ((j_fu_176 == tmp_1_reg_755) ? 1'b1 : 1'b0);

assign m_axi_aw_ARADDR = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARADDR;

assign m_axi_aw_ARBURST = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARBURST;

assign m_axi_aw_ARCACHE = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARCACHE;

assign m_axi_aw_ARID = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARID;

assign m_axi_aw_ARLEN = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLEN;

assign m_axi_aw_ARLOCK = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARLOCK;

assign m_axi_aw_ARPROT = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARPROT;

assign m_axi_aw_ARQOS = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARQOS;

assign m_axi_aw_ARREGION = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARREGION;

assign m_axi_aw_ARSIZE = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARSIZE;

assign m_axi_aw_ARUSER = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_aw_ARUSER;

assign m_axi_aw_AWADDR = 32'd0;

assign m_axi_aw_AWBURST = 2'd0;

assign m_axi_aw_AWCACHE = 4'd0;

assign m_axi_aw_AWID = 1'd0;

assign m_axi_aw_AWLEN = 32'd0;

assign m_axi_aw_AWLOCK = 2'd0;

assign m_axi_aw_AWPROT = 3'd0;

assign m_axi_aw_AWQOS = 4'd0;

assign m_axi_aw_AWREGION = 4'd0;

assign m_axi_aw_AWSIZE = 3'd0;

assign m_axi_aw_AWUSER = 1'd0;

assign m_axi_aw_AWVALID = 1'b0;

assign m_axi_aw_BREADY = 1'b0;

assign m_axi_aw_WDATA = 8'd0;

assign m_axi_aw_WID = 1'd0;

assign m_axi_aw_WLAST = 1'b0;

assign m_axi_aw_WSTRB = 1'd0;

assign m_axi_aw_WUSER = 1'd0;

assign m_axi_aw_WVALID = 1'b0;

assign m_axi_bi_ARADDR = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARADDR;

assign m_axi_bi_ARBURST = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARBURST;

assign m_axi_bi_ARCACHE = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARCACHE;

assign m_axi_bi_ARID = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARID;

assign m_axi_bi_ARLEN = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLEN;

assign m_axi_bi_ARLOCK = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARLOCK;

assign m_axi_bi_ARPROT = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARPROT;

assign m_axi_bi_ARQOS = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARQOS;

assign m_axi_bi_ARREGION = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARREGION;

assign m_axi_bi_ARSIZE = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARSIZE;

assign m_axi_bi_ARUSER = grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243_m_axi_bi_ARUSER;

assign m_axi_bi_AWADDR = 32'd0;

assign m_axi_bi_AWBURST = 2'd0;

assign m_axi_bi_AWCACHE = 4'd0;

assign m_axi_bi_AWID = 1'd0;

assign m_axi_bi_AWLEN = 32'd0;

assign m_axi_bi_AWLOCK = 2'd0;

assign m_axi_bi_AWPROT = 3'd0;

assign m_axi_bi_AWQOS = 4'd0;

assign m_axi_bi_AWREGION = 4'd0;

assign m_axi_bi_AWSIZE = 3'd0;

assign m_axi_bi_AWUSER = 1'd0;

assign m_axi_bi_AWVALID = 1'b0;

assign m_axi_bi_BREADY = 1'b0;

assign m_axi_bi_WDATA = 8'd0;

assign m_axi_bi_WID = 1'd0;

assign m_axi_bi_WLAST = 1'b0;

assign m_axi_bi_WSTRB = 1'd0;

assign m_axi_bi_WUSER = 1'd0;

assign m_axi_bi_WVALID = 1'b0;

assign m_axi_ca_ARADDR = 32'd0;

assign m_axi_ca_ARBURST = 2'd0;

assign m_axi_ca_ARCACHE = 4'd0;

assign m_axi_ca_ARID = 1'd0;

assign m_axi_ca_ARLEN = 32'd0;

assign m_axi_ca_ARLOCK = 2'd0;

assign m_axi_ca_ARPROT = 3'd0;

assign m_axi_ca_ARQOS = 4'd0;

assign m_axi_ca_ARREGION = 4'd0;

assign m_axi_ca_ARSIZE = 3'd0;

assign m_axi_ca_ARUSER = 1'd0;

assign m_axi_ca_ARVALID = 1'b0;

assign m_axi_ca_AWADDR = grp_sa_store_fu_340_m_axi_ca_AWADDR;

assign m_axi_ca_AWBURST = grp_sa_store_fu_340_m_axi_ca_AWBURST;

assign m_axi_ca_AWCACHE = grp_sa_store_fu_340_m_axi_ca_AWCACHE;

assign m_axi_ca_AWID = grp_sa_store_fu_340_m_axi_ca_AWID;

assign m_axi_ca_AWLEN = grp_sa_store_fu_340_m_axi_ca_AWLEN;

assign m_axi_ca_AWLOCK = grp_sa_store_fu_340_m_axi_ca_AWLOCK;

assign m_axi_ca_AWPROT = grp_sa_store_fu_340_m_axi_ca_AWPROT;

assign m_axi_ca_AWQOS = grp_sa_store_fu_340_m_axi_ca_AWQOS;

assign m_axi_ca_AWREGION = grp_sa_store_fu_340_m_axi_ca_AWREGION;

assign m_axi_ca_AWSIZE = grp_sa_store_fu_340_m_axi_ca_AWSIZE;

assign m_axi_ca_AWUSER = grp_sa_store_fu_340_m_axi_ca_AWUSER;

assign m_axi_ca_RREADY = 1'b0;

assign m_axi_ca_WDATA = grp_sa_store_fu_340_m_axi_ca_WDATA;

assign m_axi_ca_WID = grp_sa_store_fu_340_m_axi_ca_WID;

assign m_axi_ca_WLAST = grp_sa_store_fu_340_m_axi_ca_WLAST;

assign m_axi_ca_WSTRB = grp_sa_store_fu_340_m_axi_ca_WSTRB;

assign m_axi_ca_WUSER = grp_sa_store_fu_340_m_axi_ca_WUSER;

assign m_cast3_fu_555_p1 = m;

assign mul_ln113_1_fu_506_p0 = zext_ln113_fu_503_p1;

assign mul_ln113_1_fu_506_p1 = zext_ln109_reg_764;

assign mul_ln113_2_fu_511_p0 = zext_ln113_fu_503_p1;

assign mul_ln113_2_fu_511_p1 = zext_ln109_1_reg_772;

assign mul_ln113_fu_482_p0 = mul_ln113_fu_482_p00;

assign mul_ln113_fu_482_p00 = b0_q;

assign mul_ln113_fu_482_p1 = mul_ln113_fu_482_p10;

assign mul_ln113_fu_482_p10 = a0_p;

assign mul_ln136_fu_567_p0 = mul_ln136_fu_567_p00;

assign mul_ln136_fu_567_p00 = tmp_reg_750;

assign mul_ln136_fu_567_p1 = mul_ln136_fu_567_p10;

assign mul_ln136_fu_567_p10 = tmp_1_reg_755;

assign mul_ln139_1_fu_667_p0 = zext_ln160_reg_833;

assign mul_ln139_1_fu_667_p1 = mul_ln139_1_fu_667_p10;

assign mul_ln139_1_fu_667_p10 = select_ln139_1_reg_851;

assign mul_ln139_fu_659_p0 = m_cast3_reg_828;

assign mul_ln139_fu_659_p1 = mul_ln139_fu_659_p10;

assign mul_ln139_fu_659_p10 = select_ln139_1_reg_851;

assign or_ln105_fu_448_p2 = (icmp_ln105_fu_426_p2 | icmp_ln105_1_fu_442_p2);

assign or_ln113_fu_537_p2 = (tmp_4_fu_528_p4 | tmp_3_fu_519_p4);

assign select_ln139_1_fu_627_p3 = ((icmp_ln140_fu_608_p2[0:0] == 1'b1) ? add_ln139_1_fu_621_p2 : i_fu_180);

assign select_ln139_fu_613_p3 = ((icmp_ln140_fu_608_p2[0:0] == 1'b1) ? 14'd0 : j_fu_176);

assign shl_ln160_1_fu_706_p3 = {{add_ln160_fu_700_p2}, {2'd0}};

assign shl_ln160_mid2_fu_680_p3 = {{mul_ln139_1_reg_862}, {2'd0}};

assign shl_ln22_1_mid2_fu_672_p3 = {{mul_ln139_reg_857}, {2'd0}};

assign shl_ln_fu_687_p3 = {{select_ln139_reg_846}, {2'd0}};

assign sub52_fu_549_p2 = (zext_ln113_1_fu_516_p1 + 17'd6);

assign tmp_1_fu_432_p4 = {{b0_q[15:2]}};

assign tmp_3_fu_519_p4 = {{mul_ln113_1_reg_789[31:16]}};

assign tmp_4_fu_528_p4 = {{mul_ln113_2_reg_794[31:16]}};

assign tmp_fu_416_p4 = {{a0_p[15:2]}};

assign trunc_ln109_1_fu_472_p1 = b0_q[1:0];

assign trunc_ln109_fu_458_p1 = a0_p[1:0];

assign zext_ln109_1_fu_468_p1 = b0_q;

assign zext_ln109_fu_454_p1 = a0_p;

assign zext_ln113_1_fu_516_p1 = m;

assign zext_ln113_fu_503_p1 = m;

assign zext_ln160_1_fu_696_p1 = shl_ln_fu_687_p3;

assign zext_ln160_fu_558_p1 = b0_q;

always @ (posedge ap_clk) begin
    zext_ln109_reg_764[31:16] <= 16'b0000000000000000;
    zext_ln109_1_reg_772[31:16] <= 16'b0000000000000000;
    m_cast3_reg_828[29:16] <= 14'b00000000000000;
    zext_ln160_reg_833[27:16] <= 12'b000000000000;
    shl_ln22_1_mid2_reg_867[1:0] <= 2'b00;
    shl_ln_reg_872[1:0] <= 2'b00;
    retval_0_reg_224[0] <= 1'b0;
end

endmodule //shell_top_Block_entry44_proc
