INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_arith_shift_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_arith_shift_right
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.sim/sim_1/behav/xsim/glbl.v:6]
