#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1

/* RIGHT_PIN */
#define RIGHT_PIN__0__MASK 0x01u
#define RIGHT_PIN__0__PC CYREG_PRT4_PC0
#define RIGHT_PIN__0__PORT 4
#define RIGHT_PIN__0__SHIFT 0
#define RIGHT_PIN__AG CYREG_PRT4_AG
#define RIGHT_PIN__AMUX CYREG_PRT4_AMUX
#define RIGHT_PIN__BIE CYREG_PRT4_BIE
#define RIGHT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define RIGHT_PIN__BYP CYREG_PRT4_BYP
#define RIGHT_PIN__CTL CYREG_PRT4_CTL
#define RIGHT_PIN__DM0 CYREG_PRT4_DM0
#define RIGHT_PIN__DM1 CYREG_PRT4_DM1
#define RIGHT_PIN__DM2 CYREG_PRT4_DM2
#define RIGHT_PIN__DR CYREG_PRT4_DR
#define RIGHT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define RIGHT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RIGHT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define RIGHT_PIN__MASK 0x01u
#define RIGHT_PIN__PORT 4
#define RIGHT_PIN__PRT CYREG_PRT4_PRT
#define RIGHT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RIGHT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RIGHT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RIGHT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RIGHT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RIGHT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RIGHT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RIGHT_PIN__PS CYREG_PRT4_PS
#define RIGHT_PIN__SHIFT 0
#define RIGHT_PIN__SLW CYREG_PRT4_SLW

/* ADC_DSM4 */
#define ADC_DSM4__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM4__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM4__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM4__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM4__CLK CYREG_DSM0_CLK
#define ADC_DSM4__CR0 CYREG_DSM0_CR0
#define ADC_DSM4__CR1 CYREG_DSM0_CR1
#define ADC_DSM4__CR10 CYREG_DSM0_CR10
#define ADC_DSM4__CR11 CYREG_DSM0_CR11
#define ADC_DSM4__CR12 CYREG_DSM0_CR12
#define ADC_DSM4__CR13 CYREG_DSM0_CR13
#define ADC_DSM4__CR14 CYREG_DSM0_CR14
#define ADC_DSM4__CR15 CYREG_DSM0_CR15
#define ADC_DSM4__CR16 CYREG_DSM0_CR16
#define ADC_DSM4__CR17 CYREG_DSM0_CR17
#define ADC_DSM4__CR2 CYREG_DSM0_CR2
#define ADC_DSM4__CR3 CYREG_DSM0_CR3
#define ADC_DSM4__CR4 CYREG_DSM0_CR4
#define ADC_DSM4__CR5 CYREG_DSM0_CR5
#define ADC_DSM4__CR6 CYREG_DSM0_CR6
#define ADC_DSM4__CR7 CYREG_DSM0_CR7
#define ADC_DSM4__CR8 CYREG_DSM0_CR8
#define ADC_DSM4__CR9 CYREG_DSM0_CR9
#define ADC_DSM4__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM4__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM4__MISC CYREG_DSM0_MISC
#define ADC_DSM4__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM4__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM4__REF0 CYREG_DSM0_REF0
#define ADC_DSM4__REF1 CYREG_DSM0_REF1
#define ADC_DSM4__REF2 CYREG_DSM0_REF2
#define ADC_DSM4__REF3 CYREG_DSM0_REF3
#define ADC_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM4__SW0 CYREG_DSM0_SW0
#define ADC_DSM4__SW2 CYREG_DSM0_SW2
#define ADC_DSM4__SW3 CYREG_DSM0_SW3
#define ADC_DSM4__SW4 CYREG_DSM0_SW4
#define ADC_DSM4__SW6 CYREG_DSM0_SW6
#define ADC_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM4__TST0 CYREG_DSM0_TST0
#define ADC_DSM4__TST1 CYREG_DSM0_TST1

/* DOWN_PIN */
#define DOWN_PIN__0__MASK 0x04u
#define DOWN_PIN__0__PC CYREG_PRT4_PC2
#define DOWN_PIN__0__PORT 4
#define DOWN_PIN__0__SHIFT 2
#define DOWN_PIN__AG CYREG_PRT4_AG
#define DOWN_PIN__AMUX CYREG_PRT4_AMUX
#define DOWN_PIN__BIE CYREG_PRT4_BIE
#define DOWN_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define DOWN_PIN__BYP CYREG_PRT4_BYP
#define DOWN_PIN__CTL CYREG_PRT4_CTL
#define DOWN_PIN__DM0 CYREG_PRT4_DM0
#define DOWN_PIN__DM1 CYREG_PRT4_DM1
#define DOWN_PIN__DM2 CYREG_PRT4_DM2
#define DOWN_PIN__DR CYREG_PRT4_DR
#define DOWN_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define DOWN_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DOWN_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define DOWN_PIN__MASK 0x04u
#define DOWN_PIN__PORT 4
#define DOWN_PIN__PRT CYREG_PRT4_PRT
#define DOWN_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DOWN_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DOWN_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DOWN_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DOWN_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DOWN_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DOWN_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DOWN_PIN__PS CYREG_PRT4_PS
#define DOWN_PIN__SHIFT 2
#define DOWN_PIN__SLW CYREG_PRT4_SLW

/* LEFT_PIN */
#define LEFT_PIN__0__MASK 0x08u
#define LEFT_PIN__0__PC CYREG_PRT4_PC3
#define LEFT_PIN__0__PORT 4
#define LEFT_PIN__0__SHIFT 3
#define LEFT_PIN__AG CYREG_PRT4_AG
#define LEFT_PIN__AMUX CYREG_PRT4_AMUX
#define LEFT_PIN__BIE CYREG_PRT4_BIE
#define LEFT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define LEFT_PIN__BYP CYREG_PRT4_BYP
#define LEFT_PIN__CTL CYREG_PRT4_CTL
#define LEFT_PIN__DM0 CYREG_PRT4_DM0
#define LEFT_PIN__DM1 CYREG_PRT4_DM1
#define LEFT_PIN__DM2 CYREG_PRT4_DM2
#define LEFT_PIN__DR CYREG_PRT4_DR
#define LEFT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define LEFT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LEFT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define LEFT_PIN__MASK 0x08u
#define LEFT_PIN__PORT 4
#define LEFT_PIN__PRT CYREG_PRT4_PRT
#define LEFT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LEFT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LEFT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LEFT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LEFT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LEFT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LEFT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LEFT_PIN__PS CYREG_PRT4_PS
#define LEFT_PIN__SHIFT 3
#define LEFT_PIN__SLW CYREG_PRT4_SLW

/* TEST_PIN */
#define TEST_PIN__0__MASK 0x20u
#define TEST_PIN__0__PC CYREG_PRT4_PC5
#define TEST_PIN__0__PORT 4
#define TEST_PIN__0__SHIFT 5
#define TEST_PIN__AG CYREG_PRT4_AG
#define TEST_PIN__AMUX CYREG_PRT4_AMUX
#define TEST_PIN__BIE CYREG_PRT4_BIE
#define TEST_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define TEST_PIN__BYP CYREG_PRT4_BYP
#define TEST_PIN__CTL CYREG_PRT4_CTL
#define TEST_PIN__DM0 CYREG_PRT4_DM0
#define TEST_PIN__DM1 CYREG_PRT4_DM1
#define TEST_PIN__DM2 CYREG_PRT4_DM2
#define TEST_PIN__DR CYREG_PRT4_DR
#define TEST_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define TEST_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define TEST_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define TEST_PIN__MASK 0x20u
#define TEST_PIN__PORT 4
#define TEST_PIN__PRT CYREG_PRT4_PRT
#define TEST_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define TEST_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define TEST_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define TEST_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define TEST_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define TEST_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define TEST_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define TEST_PIN__PS CYREG_PRT4_PS
#define TEST_PIN__SHIFT 5
#define TEST_PIN__SLW CYREG_PRT4_SLW

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29
#define ADC_IRQ__INTC_PRIOR_NUM 7
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* MID_PIN */
#define MID_PIN__0__MASK 0x02u
#define MID_PIN__0__PC CYREG_PRT4_PC1
#define MID_PIN__0__PORT 4
#define MID_PIN__0__SHIFT 1
#define MID_PIN__AG CYREG_PRT4_AG
#define MID_PIN__AMUX CYREG_PRT4_AMUX
#define MID_PIN__BIE CYREG_PRT4_BIE
#define MID_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define MID_PIN__BYP CYREG_PRT4_BYP
#define MID_PIN__CTL CYREG_PRT4_CTL
#define MID_PIN__DM0 CYREG_PRT4_DM0
#define MID_PIN__DM1 CYREG_PRT4_DM1
#define MID_PIN__DM2 CYREG_PRT4_DM2
#define MID_PIN__DR CYREG_PRT4_DR
#define MID_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define MID_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MID_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define MID_PIN__MASK 0x02u
#define MID_PIN__PORT 4
#define MID_PIN__PRT CYREG_PRT4_PRT
#define MID_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MID_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MID_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MID_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MID_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MID_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MID_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MID_PIN__PS CYREG_PRT4_PS
#define MID_PIN__SHIFT 1
#define MID_PIN__SLW CYREG_PRT4_SLW

/* rx_int */
#define rx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rx_int__INTC_MASK 0x02u
#define rx_int__INTC_NUMBER 1
#define rx_int__INTC_PRIOR_NUM 7
#define rx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define rx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* tx_int */
#define tx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tx_int__INTC_MASK 0x04u
#define tx_int__INTC_NUMBER 2
#define tx_int__INTC_PRIOR_NUM 7
#define tx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define tx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UP_PIN */
#define UP_PIN__0__MASK 0x10u
#define UP_PIN__0__PC CYREG_PRT4_PC4
#define UP_PIN__0__PORT 4
#define UP_PIN__0__SHIFT 4
#define UP_PIN__AG CYREG_PRT4_AG
#define UP_PIN__AMUX CYREG_PRT4_AMUX
#define UP_PIN__BIE CYREG_PRT4_BIE
#define UP_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define UP_PIN__BYP CYREG_PRT4_BYP
#define UP_PIN__CTL CYREG_PRT4_CTL
#define UP_PIN__DM0 CYREG_PRT4_DM0
#define UP_PIN__DM1 CYREG_PRT4_DM1
#define UP_PIN__DM2 CYREG_PRT4_DM2
#define UP_PIN__DR CYREG_PRT4_DR
#define UP_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define UP_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define UP_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define UP_PIN__MASK 0x10u
#define UP_PIN__PORT 4
#define UP_PIN__PRT CYREG_PRT4_PRT
#define UP_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define UP_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define UP_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define UP_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define UP_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define UP_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define UP_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define UP_PIN__PS CYREG_PRT4_PS
#define UP_PIN__SHIFT 4
#define UP_PIN__SLW CYREG_PRT4_SLW

/* ISR */
#define ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR__INTC_MASK 0x01u
#define ISR__INTC_NUMBER 0
#define ISR__INTC_PRIOR_NUM 7
#define ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RX */
#define RX__0__MASK 0x01u
#define RX__0__PC CYREG_PRT6_PC0
#define RX__0__PORT 6
#define RX__0__SHIFT 0
#define RX__AG CYREG_PRT6_AG
#define RX__AMUX CYREG_PRT6_AMUX
#define RX__BIE CYREG_PRT6_BIE
#define RX__BIT_MASK CYREG_PRT6_BIT_MASK
#define RX__BYP CYREG_PRT6_BYP
#define RX__CTL CYREG_PRT6_CTL
#define RX__DM0 CYREG_PRT6_DM0
#define RX__DM1 CYREG_PRT6_DM1
#define RX__DM2 CYREG_PRT6_DM2
#define RX__DR CYREG_PRT6_DR
#define RX__INP_DIS CYREG_PRT6_INP_DIS
#define RX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT6_LCD_EN
#define RX__MASK 0x01u
#define RX__PORT 6
#define RX__PRT CYREG_PRT6_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RX__PS CYREG_PRT6_PS
#define RX__SHIFT 0
#define RX__SLW CYREG_PRT6_SLW

/* TX */
#define TX__0__MASK 0x40u
#define TX__0__PC CYREG_PRT12_PC6
#define TX__0__PORT 12
#define TX__0__SHIFT 6
#define TX__AG CYREG_PRT12_AG
#define TX__BIE CYREG_PRT12_BIE
#define TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX__BYP CYREG_PRT12_BYP
#define TX__DM0 CYREG_PRT12_DM0
#define TX__DM1 CYREG_PRT12_DM1
#define TX__DM2 CYREG_PRT12_DM2
#define TX__DR CYREG_PRT12_DR
#define TX__INP_DIS CYREG_PRT12_INP_DIS
#define TX__MASK 0x40u
#define TX__PORT 12
#define TX__PRT CYREG_PRT12_PRT
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX__PS CYREG_PRT12_PS
#define TX__SHIFT 6
#define TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX__SLW CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
#define CYDEV_CHIP_MEMBER_5B 3
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PSOC5LP 3
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5B_ES 0
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REV_PSOC5LP_ES 0
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
