Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  7 17:15:14 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_LEVEL_methodology_drc_routed.rpt -pb TOP_LEVEL_methodology_drc_routed.pb -rpx TOP_LEVEL_methodology_drc_routed.rpx
| Design       : TOP_LEVEL
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+----------+------------------+----------------------------------------------------+------------+
| Rule     | Severity         | Description                                        | Violations |
+----------+------------------+----------------------------------------------------+------------+
| TIMING-2 | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4 | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
+----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock vga_controller_inst/MMCM_inst/inst/clk_in1 is created on an inappropriate pin vga_controller_inst/MMCM_inst/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock vga_controller_inst/MMCM_inst/inst/clk_in1 is defined downstream of clock clk_out1_clk_wiz_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>


