

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2'
================================================================
* Date:           Fri Sep 20 21:58:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   614475|   614475|  4.097 ms|  4.097 ms|  614402|  614402|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_165_1_VITIS_LOOP_167_2  |   614473|   614473|        76|          2|          1|  307200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 2, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln173 = alloca i32 1"   --->   Operation 79 'alloca' 'phi_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shiftreg49 = alloca i32 1"   --->   Operation 80 'alloca' 'shiftreg49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 81 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 82 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 83 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten432 = alloca i32 1"   --->   Operation 84 'alloca' 'indvar_flatten432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln165_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln165"   --->   Operation 85 'read' 'sext_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln10_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln10_1"   --->   Operation 86 'read' 'sext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln165_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln165_1"   --->   Operation 87 'read' 'sext_ln165_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln165_cast = sext i58 %sext_ln165_read"   --->   Operation 88 'sext' 'sext_ln165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln10_1_cast = sext i58 %sext_ln10_1_read"   --->   Operation 89 'sext' 'sext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln165_1_cast = sext i58 %sext_ln165_1_read"   --->   Operation 90 'sext' 'sext_ln165_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_10, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten432"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln160 = store i9 0, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 93 'store' 'store_ln160' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln160 = store i10 0, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 94 'store' 'store_ln160' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg49"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i497 0, i497 %phi_ln173"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten432_load = load i19 %indvar_flatten432" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 99 'load' 'indvar_flatten432_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln165 = icmp_eq  i19 %indvar_flatten432_load, i19 307200" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 101 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.88ns)   --->   "%add_ln165 = add i19 %indvar_flatten432_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 102 'add' 'add_ln165' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc18.i, void %_Z13combthresholdPhS_S_.exit.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 103 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 104 'load' 'j_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 105 'load' 'i_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.78ns)   --->   "%icmp_ln167 = icmp_eq  i10 %j_load, i10 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 106 'icmp' 'icmp_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.40ns)   --->   "%select_ln160 = select i1 %icmp_ln167, i10 0, i10 %j_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 107 'select' 'select_ln160' <Predicate = (!icmp_ln165)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.77ns)   --->   "%add_ln165_1 = add i9 %i_load, i9 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 108 'add' 'add_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln165 = select i1 %icmp_ln167, i9 %add_ln165_1, i9 %i_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 109 'select' 'select_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %select_ln165, i9 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl = zext i18 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 111 'zext' 'p_shl' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %select_ln165, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 112 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl12 = zext i16 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 113 'zext' 'p_shl12' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i10 %select_ln160" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 114 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_42 = add i19 %p_shl, i19 %p_shl12" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 115 'add' 'empty_42' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln170 = add i19 %empty_42, i19 %zext_ln167_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 116 'add' 'add_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i19 %add_ln170" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 117 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln170, i32 6, i32 18" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 118 'partselect' 'lshr_ln' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i13 %lshr_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 119 'zext' 'zext_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.78ns)   --->   "%icmp_ln170 = icmp_eq  i6 %trunc_ln170, i6 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 120 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.09ns)   --->   "%add_ln170_1 = add i59 %zext_ln170, i59 %sext_ln10_1_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 121 'add' 'add_ln170_1' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.09ns)   --->   "%add_ln171 = add i59 %zext_ln170, i59 %sext_ln165_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 122 'add' 'add_ln171' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.78ns)   --->   "%icmp_ln173_1 = icmp_eq  i6 %trunc_ln170, i6 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 123 'icmp' 'icmp_ln173_1' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173_1, void %._crit_edge, void" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 124 'br' 'br_ln173' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln167 = add i10 %select_ln160, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 125 'add' 'add_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln165 = store i19 %add_ln165, i19 %indvar_flatten432" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 126 'store' 'store_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln160 = store i9 %select_ln165, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 127 'store' 'store_ln160' <Predicate = (!icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln160 = store i10 %add_ln167, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 128 'store' 'store_ln160' <Predicate = (!icmp_ln165)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i59 %add_ln170_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 129 'sext' 'sext_ln170' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i512 %gmem, i64 %sext_ln170" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 130 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 131 [71/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 131 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 132 [70/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 132 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i59 %add_ln171" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 133 'sext' 'sext_ln171' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i512 %gmem, i64 %sext_ln171" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 134 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 135 [71/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 135 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 136 [69/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 136 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 137 [70/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 137 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 138 [68/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 138 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 139 [69/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 139 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 140 [67/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 140 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 141 [68/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 141 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 142 [66/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 142 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [67/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 143 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 144 [65/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 144 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [66/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 145 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 146 [64/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 146 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [65/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 147 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 148 [63/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 148 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 149 [64/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 149 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 150 [62/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 150 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 151 [63/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 151 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 152 [61/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 152 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 153 [62/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 153 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 154 [60/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 154 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 155 [61/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 155 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 156 [59/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 156 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 157 [60/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 157 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 158 [58/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 158 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 159 [59/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 159 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 160 [57/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 160 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 161 [58/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 161 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 162 [56/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 162 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 163 [57/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 163 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 164 [55/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 164 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 165 [56/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 165 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 166 [54/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 166 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 167 [55/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 167 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 168 [53/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 168 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 169 [54/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 169 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 170 [52/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 170 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 171 [53/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 171 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 172 [51/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 172 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 173 [52/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 173 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 174 [50/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 174 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 175 [51/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 175 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 176 [49/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 176 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 177 [50/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 177 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 178 [48/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 178 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 179 [49/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 179 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 180 [47/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 180 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 181 [48/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 181 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 182 [46/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 182 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 183 [47/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 183 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 184 [45/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 184 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 185 [46/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 185 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 186 [44/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 186 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 187 [45/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 187 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 188 [43/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 188 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 189 [44/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 189 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 190 [42/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 190 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 191 [43/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 191 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 192 [41/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 192 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 193 [42/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 193 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 194 [40/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 194 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 195 [41/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 195 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 196 [39/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 196 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 197 [40/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 197 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 198 [38/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 198 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 199 [39/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 199 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 200 [37/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 200 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 201 [38/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 201 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 202 [36/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 202 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 203 [37/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 203 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 204 [35/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 204 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 205 [36/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 205 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 206 [34/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 206 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 207 [35/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 207 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 208 [33/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 208 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 209 [34/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 209 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 210 [32/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 210 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 211 [33/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 211 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 212 [31/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 212 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 213 [32/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 213 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 214 [30/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 214 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 215 [31/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 215 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 216 [29/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 216 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 217 [30/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 217 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 218 [28/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 218 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 219 [29/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 219 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 220 [27/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 220 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 221 [28/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 221 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 222 [26/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 222 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 223 [27/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 223 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 224 [25/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 224 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 225 [26/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 225 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 226 [24/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 226 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 227 [25/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 227 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 228 [23/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 228 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 229 [24/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 229 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 230 [22/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 230 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 231 [23/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 231 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 232 [21/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 232 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 233 [22/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 233 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 234 [20/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 234 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 235 [21/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 235 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 236 [19/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 236 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 237 [20/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 237 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 238 [18/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 238 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 239 [19/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 239 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 240 [17/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 240 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 241 [18/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 241 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 242 [16/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 242 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 243 [17/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 243 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 244 [15/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 244 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 245 [16/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 245 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 246 [14/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 246 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 247 [15/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 247 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 248 [13/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 248 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 249 [14/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 249 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 250 [12/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 250 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 251 [13/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 251 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 252 [11/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 252 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 253 [12/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 253 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 254 [10/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 254 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 255 [11/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 255 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 256 [9/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 256 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 257 [10/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 257 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 258 [8/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 258 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 259 [9/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 259 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 260 [7/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 260 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 261 [8/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 261 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 262 [6/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 262 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 263 [7/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 263 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 264 [5/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 264 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 265 [6/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 265 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 266 [4/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 266 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 267 [5/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 267 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 268 [3/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 268 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 269 [4/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 269 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 270 [2/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 270 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 271 [3/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 271 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 272 [1/71] (4.86ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 272 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 273 [2/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 273 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 274 [1/1] (4.86ns)   --->   "%gmem_addr_32_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_32" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 274 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 275 [1/71] (4.86ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 275 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.86>
ST_75 : Operation 276 [1/1] (0.00ns)   --->   "%phi_ln173_load = load i497 %phi_ln173" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 276 'load' 'phi_ln173_load' <Predicate = (!icmp_ln165 & !icmp_ln167)> <Delay = 0.00>
ST_75 : Operation 277 [1/1] (0.00ns)   --->   "%shiftreg49_load = load i504 %shiftreg49" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 277 'load' 'shiftreg49_load' <Predicate = (!icmp_ln165 & !icmp_ln167)> <Delay = 0.00>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%shiftreg_load = load i504 %shiftreg" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 278 'load' 'shiftreg_load' <Predicate = (!icmp_ln165 & !icmp_ln167)> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.60ns)   --->   "%select_ln160_1 = select i1 %icmp_ln167, i504 0, i504 %shiftreg_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 279 'select' 'select_ln160_1' <Predicate = (!icmp_ln165)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 280 [1/1] (0.60ns)   --->   "%select_ln160_2 = select i1 %icmp_ln167, i504 0, i504 %shiftreg49_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 280 'select' 'select_ln160_2' <Predicate = (!icmp_ln165)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 281 [1/1] (0.59ns)   --->   "%select_ln160_3 = select i1 %icmp_ln167, i497 0, i497 %phi_ln173_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 281 'select' 'select_ln160_3' <Predicate = (!icmp_ln165)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i504 %select_ln160_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 282 'zext' 'zext_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i504 %select_ln160_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 283 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_75 : Operation 284 [1/1] (0.42ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %for.body3.i.split._crit_edge, void" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 284 'br' 'br_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.42>
ST_75 : Operation 285 [1/1] (4.86ns)   --->   "%gmem_addr_33_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_33" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 285 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 319 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 319 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.42>

State 76 <SV = 75> <Delay = 4.14>
ST_76 : Operation 286 [1/1] (0.42ns)   --->   "%br_ln171 = br void %for.body3.i.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 286 'br' 'br_ln171' <Predicate = (!icmp_ln165 & icmp_ln170)> <Delay = 0.42>
ST_76 : Operation 287 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_32_read, void, i512 %zext_ln167_1, void %for.inc18.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 287 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 288 [1/1] (0.00ns)   --->   "%empty_41 = phi i512 %gmem_addr_33_read, void, i512 %zext_ln167, void %for.inc18.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 288 'phi' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = trunc i512 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 289 'trunc' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln170_2 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty, i32 8, i32 511" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 290 'partselect' 'trunc_ln170_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 291 [1/1] (0.76ns)   --->   "%neg8 = sub i8 0, i8 %trunc_ln170_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 291 'sub' 'neg8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 292 [1/1] (0.76ns)   --->   "%abscond9 = icmp_ne  i8 %trunc_ln170_1, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 292 'icmp' 'abscond9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 293 [1/1] (0.39ns)   --->   "%temp1 = select i1 %abscond9, i8 %trunc_ln170_1, i8 %neg8" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 293 'select' 'temp1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i512 %empty_41" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 294 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln171_1 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_41, i32 8, i32 511" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 295 'partselect' 'trunc_ln171_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 296 [1/1] (0.76ns)   --->   "%neg11 = sub i8 0, i8 %trunc_ln171" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 296 'sub' 'neg11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 297 [1/1] (0.76ns)   --->   "%abscond12 = icmp_ne  i8 %trunc_ln171, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 297 'icmp' 'abscond12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 298 [1/1] (0.39ns)   --->   "%temp2 = select i1 %abscond12, i8 %trunc_ln171, i8 %neg11" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 298 'select' 'temp2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 299 [1/1] (0.76ns)   --->   "%icmp_ln172 = icmp_ugt  i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:172->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 299 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln173)   --->   "%temp3 = select i1 %icmp_ln172, i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:172->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 300 'select' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 301 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln173 = icmp_ugt  i8 %temp3, i8 150" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 301 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i489 @_ssdm_op_PartSelect.i489.i497.i32.i32, i497 %select_ln160_3, i32 8, i32 496" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 302 'partselect' 'tmp_4' <Predicate = (!icmp_ln173_1)> <Delay = 0.00>
ST_76 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i489 %tmp_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 303 'sext' 'sext_ln167' <Predicate = (!icmp_ln173_1)> <Delay = 0.00>
ST_76 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i497 @_ssdm_op_BitConcatenate.i497.i1.i496, i1 %icmp_ln173, i496 %sext_ln167" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 304 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln173_1)> <Delay = 0.00>
ST_76 : Operation 305 [1/1] (0.59ns)   --->   "%select_ln173 = select i1 %icmp_ln173_1, i497 0, i497 %tmp_s" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 305 'select' 'select_ln173' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 306 [1/1] (0.42ns)   --->   "%store_ln170 = store i504 %trunc_ln170_2, i504 %shiftreg" [../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 306 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 307 [1/1] (0.42ns)   --->   "%store_ln171 = store i504 %trunc_ln171_1, i504 %shiftreg49" [../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 307 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 308 [1/1] (0.42ns)   --->   "%store_ln173 = store i497 %select_ln173, i497 %phi_ln173" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 308 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.body3.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 309 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 4.86>
ST_77 : Operation 310 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln165_1_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 310 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_77 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_165_1_VITIS_LOOP_167_2_str"   --->   Operation 311 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_77 : Operation 312 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 312 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_77 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln165_2 = sext i497 %select_ln160_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 313 'sext' 'sext_ln165_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_77 : Operation 314 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:169->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 314 'specpipeline' 'specpipeline_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i505 @_ssdm_op_BitConcatenate.i505.i1.i504, i1 %icmp_ln173, i504 %sext_ln165_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 315 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i505 %or_ln1" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 316 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 317 [1/1] (4.86ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %sext_ln173, i64 18446744073709551615" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 317 'write' 'write_ln173' <Predicate = (icmp_ln173_1)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln173 = br void %._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 318 'br' 'br_ln173' <Predicate = (icmp_ln173_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten432') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten432' [18]  (0.427 ns)

 <State 2>: 2.979ns
The critical path consists of the following:
	'load' operation 10 bit ('j_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on local variable 'j', ../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238 [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [40]  (0.787 ns)
	'select' operation 10 bit ('select_ln160', ../EdgedetectBaseline_host/src/edgedetect.cpp:160->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [41]  (0.403 ns)
	'add' operation 19 bit ('add_ln170', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [57]  (0.695 ns)
	'add' operation 59 bit ('add_ln170_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [64]  (1.093 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr_32', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [66]  (0.000 ns)
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 4>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 5>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_60_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [67]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [68]  (4.867 ns)

 <State 75>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:171->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [73]  (4.867 ns)

 <State 76>: 4.140ns
The critical path consists of the following:
	multiplexor before 'phi' operation 512 bit ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) with incoming values : ('zext_ln167_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238) ('gmem_addr_32_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [76]  (0.427 ns)
	'phi' operation 512 bit ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) with incoming values : ('zext_ln167_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:238) ('gmem_addr_32_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [76]  (0.000 ns)
	'sub' operation 8 bit ('neg8', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [80]  (0.765 ns)
	'select' operation 8 bit ('temp1', ../EdgedetectBaseline_host/src/edgedetect.cpp:170->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [82]  (0.393 ns)
	'icmp' operation 1 bit ('icmp_ln172', ../EdgedetectBaseline_host/src/edgedetect.cpp:172->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [88]  (0.765 ns)
	'select' operation 8 bit ('temp3', ../EdgedetectBaseline_host/src/edgedetect.cpp:172->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [89]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [90]  (0.765 ns)
	'select' operation 497 bit ('select_ln173', ../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [103]  (0.598 ns)
	'store' operation 0 bit ('store_ln173', ../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238) of variable 'select_ln173', ../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238 on local variable 'phi_ln173' [109]  (0.427 ns)

 <State 77>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [37]  (0.000 ns)
	bus write operation ('write_ln173', ../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:173->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [96]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
