Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 09:58:06 2020
| Host         : LAPTOP-SAC5FN0B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DAC_Demo_timing_summary_routed.rpt -pb DAC_Demo_timing_summary_routed.pb -rpx DAC_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.045        0.000                      0                   79        0.185        0.000                      0                   79        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_5_10    {0.000 25.000}     50.000          20.000          
  clk_out2_clk_5_10    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_5_10    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_5_10_1  {0.000 25.000}     50.000          20.000          
  clk_out2_clk_5_10_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_5_10_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_5_10         46.063        0.000                      0                   14        0.287        0.000                      0                   14       24.500        0.000                       0                    15  
  clk_out2_clk_5_10          6.045        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_clk_5_10                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5_10_1       46.066        0.000                      0                   14        0.287        0.000                      0                   14       24.500        0.000                       0                    15  
  clk_out2_clk_5_10_1        6.046        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_clk_5_10_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5_10_1  clk_out1_clk_5_10         46.063        0.000                      0                   14        0.185        0.000                      0                   14  
clk_out2_clk_5_10_1  clk_out2_clk_5_10          6.045        0.000                      0                   65        0.186        0.000                      0                   65  
clk_out1_clk_5_10    clk_out1_clk_5_10_1       46.063        0.000                      0                   14        0.185        0.000                      0                   14  
clk_out2_clk_5_10    clk_out2_clk_5_10_1        6.045        0.000                      0                   65        0.186        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       46.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.063ns  (required time - arrival time)
  Source:                 Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.664ns (43.160%)  route 2.191ns (56.840%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.664    -2.262    Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882    -1.380 r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.382     0.001    Driver_DAC0/DAC_Data_Square[7]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.125 r  Driver_DAC0/DAC_Din_i_12/O
                         net (fo=1, routed)           0.000     0.125    Driver_DAC0/data0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     0.363 r  Driver_DAC0/DAC_Din_reg_i_6/O
                         net (fo=1, routed)           0.000     0.363    Driver_DAC0/DAC_Din_reg_i_6_n_0
    SLICE_X33Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     0.467 r  Driver_DAC0/DAC_Din_reg_i_3/O
                         net (fo=1, routed)           0.810     1.277    Driver_DAC0/DAC_Din_reg_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.316     1.593 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     1.593    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.419    47.729    
                         clock uncertainty           -0.102    47.627    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    47.656    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.656    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 46.063    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.779ns (36.732%)  route 1.342ns (63.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.863    -0.892    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.301    -0.591 r  Driver_DAC0/DAC_Din_i_1/O
                         net (fo=1, routed)           0.479    -0.112    Driver_DAC0/p_0_in
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    47.436    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.436    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             48.006ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.642ns (37.799%)  route 1.056ns (62.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.867    -0.848    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.190    -0.534    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    47.472    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.472    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 48.006    

Slack (MET) :             48.299ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.779ns (47.161%)  route 0.873ns (52.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.873    -0.882    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.301    -0.581 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.581    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    47.718    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.718    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                 48.299    

Slack (MET) :             48.310ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.795ns (46.615%)  route 0.910ns (53.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.910    -0.844    Driver_DAC0/DAC_Cnt[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.317    -0.527 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.118    47.783    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.783    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 48.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.354    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[4]_i_2_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.354    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[3]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.364    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.365    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.597%)  route 0.204ns (49.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.117    Driver_DAC0/DAC_Cnt[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000    -0.072    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.091    -0.378    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.255    -0.066    Driver_DAC0/DAC_Cnt[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.021 r  Driver_DAC0/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    Driver_DAC0/DAC_Cnt[0]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.364    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.510%)  route 0.205ns (49.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.149    -0.172    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.056    -0.072    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X34Y12         FDRE (Hold_fdre_C_CE)       -0.016    -0.485    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.247ns (42.456%)  route 0.335ns (57.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.335    -0.003    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.099     0.096 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000     0.096    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120    -0.349    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.476    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.476    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y4     Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y4     Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y5     Driver_DAC0/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y5     Driver_DAC0/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y6     Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y6     Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y12    Driver_DAC0/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y12    Driver_DAC0/DAC_Sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.176    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.394    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.101 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.234    -0.485    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.234    -0.486    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.381    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.211    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1_n_5
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.587    -0.487    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_5
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.855    -0.253    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                         clock pessimism             -0.234    -0.487    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105    -0.382    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.586    -0.488    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.214    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.103 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.103    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_5
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.854    -0.254    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                         clock pessimism             -0.234    -0.488    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.105    -0.383    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.585    -0.489    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.215    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.104 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.853    -0.255    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                         clock pessimism             -0.234    -0.489    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105    -0.384    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.584    -0.490    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.216    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.105 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_5
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.852    -0.256    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.234    -0.490    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105    -0.385    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.068 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.234    -0.485    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.069 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.234    -0.486    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.381    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y19    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10
  To Clock:  clkfbout_clk_5_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       46.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.066ns  (required time - arrival time)
  Source:                 Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.664ns (43.160%)  route 2.191ns (56.840%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.664    -2.262    Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882    -1.380 r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.382     0.001    Driver_DAC0/DAC_Data_Square[7]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.125 r  Driver_DAC0/DAC_Din_i_12/O
                         net (fo=1, routed)           0.000     0.125    Driver_DAC0/data0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     0.363 r  Driver_DAC0/DAC_Din_reg_i_6/O
                         net (fo=1, routed)           0.000     0.363    Driver_DAC0/DAC_Din_reg_i_6_n_0
    SLICE_X33Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     0.467 r  Driver_DAC0/DAC_Din_reg_i_3/O
                         net (fo=1, routed)           0.810     1.277    Driver_DAC0/DAC_Din_reg_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.316     1.593 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     1.593    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.419    47.729    
                         clock uncertainty           -0.099    47.630    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    47.659    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 46.066    

Slack (MET) :             47.304ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.144    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.144    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.304    

Slack (MET) :             47.304ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.144    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.144    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.304    

Slack (MET) :             47.304ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.144    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.144    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.304    

Slack (MET) :             47.304ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.144    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.144    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.304    

Slack (MET) :             47.304ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.144    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.144    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.304    

Slack (MET) :             47.551ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.779ns (36.732%)  route 1.342ns (63.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.863    -0.892    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.301    -0.591 r  Driver_DAC0/DAC_Din_i_1/O
                         net (fo=1, routed)           0.479    -0.112    Driver_DAC0/p_0_in
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.099    47.644    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    47.439    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.439    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                 47.551    

Slack (MET) :             48.010ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.642ns (37.799%)  route 1.056ns (62.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.867    -0.848    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.190    -0.534    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.099    47.644    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    47.475    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 48.010    

Slack (MET) :             48.302ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.779ns (47.161%)  route 0.873ns (52.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.873    -0.882    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.301    -0.581 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.581    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.099    47.644    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    47.721    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.721    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                 48.302    

Slack (MET) :             48.314ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.795ns (46.615%)  route 0.910ns (53.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.910    -0.844    Driver_DAC0/DAC_Cnt[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.317    -0.527 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.099    47.668    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.118    47.786    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.786    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 48.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.354    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[4]_i_2_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.354    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[3]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.364    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.365    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.597%)  route 0.204ns (49.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.117    Driver_DAC0/DAC_Cnt[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000    -0.072    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.091    -0.378    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.255    -0.066    Driver_DAC0/DAC_Cnt[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.021 r  Driver_DAC0/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    Driver_DAC0/DAC_Cnt[0]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.364    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.510%)  route 0.205ns (49.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.149    -0.172    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.056    -0.072    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X34Y12         FDRE (Hold_fdre_C_CE)       -0.016    -0.485    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.247ns (42.456%)  route 0.335ns (57.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.335    -0.003    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.099     0.096 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000     0.096    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120    -0.349    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.476    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.476    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y4     Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y4     Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y5     Driver_DAC0/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y5     Driver_DAC0/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y6     Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y6     Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y12    Driver_DAC0/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y12    Driver_DAC0/DAC_Sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y13    Driver_DAC0/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.666    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.048    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.666    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.048    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.666    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.048    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.666    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.048    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.661    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.043    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.661    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.043    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.176    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.394    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.101 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.234    -0.485    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.234    -0.486    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.381    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.211    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1_n_5
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                         clock pessimism             -0.235    -0.485    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.587    -0.487    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_5
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.855    -0.253    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                         clock pessimism             -0.234    -0.487    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105    -0.382    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.586    -0.488    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.214    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.103 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.103    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_5
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.854    -0.254    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                         clock pessimism             -0.234    -0.488    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.105    -0.383    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.585    -0.489    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.215    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.104 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.853    -0.255    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                         clock pessimism             -0.234    -0.489    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105    -0.384    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.584    -0.490    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.216    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.105 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_5
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.852    -0.256    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.234    -0.490    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105    -0.385    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.068 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.234    -0.485    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.380    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.069 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.234    -0.486    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.381    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y17    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y19    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y14    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y13    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y15    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y16    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10_1
  To Clock:  clkfbout_clk_5_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       46.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.063ns  (required time - arrival time)
  Source:                 Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.664ns (43.160%)  route 2.191ns (56.840%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.664    -2.262    Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882    -1.380 r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.382     0.001    Driver_DAC0/DAC_Data_Square[7]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.125 r  Driver_DAC0/DAC_Din_i_12/O
                         net (fo=1, routed)           0.000     0.125    Driver_DAC0/data0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     0.363 r  Driver_DAC0/DAC_Din_reg_i_6/O
                         net (fo=1, routed)           0.000     0.363    Driver_DAC0/DAC_Din_reg_i_6_n_0
    SLICE_X33Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     0.467 r  Driver_DAC0/DAC_Din_reg_i_3/O
                         net (fo=1, routed)           0.810     1.277    Driver_DAC0/DAC_Din_reg_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.316     1.593 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     1.593    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.419    47.729    
                         clock uncertainty           -0.102    47.627    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    47.656    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.656    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 46.063    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.779ns (36.732%)  route 1.342ns (63.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.863    -0.892    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.301    -0.591 r  Driver_DAC0/DAC_Din_i_1/O
                         net (fo=1, routed)           0.479    -0.112    Driver_DAC0/p_0_in
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    47.436    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.436    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             48.006ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.642ns (37.799%)  route 1.056ns (62.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.867    -0.848    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.190    -0.534    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    47.472    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.472    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 48.006    

Slack (MET) :             48.299ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.779ns (47.161%)  route 0.873ns (52.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.873    -0.882    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.301    -0.581 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.581    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    47.718    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.718    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                 48.299    

Slack (MET) :             48.310ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.795ns (46.615%)  route 0.910ns (53.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.910    -0.844    Driver_DAC0/DAC_Cnt[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.317    -0.527 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.118    47.783    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.783    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 48.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.252    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[4]_i_2_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.252    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[3]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.262    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.263    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.597%)  route 0.204ns (49.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.117    Driver_DAC0/DAC_Cnt[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000    -0.072    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.091    -0.276    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.255    -0.066    Driver_DAC0/DAC_Cnt[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.021 r  Driver_DAC0/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    Driver_DAC0/DAC_Cnt[0]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.262    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.510%)  route 0.205ns (49.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.149    -0.172    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.056    -0.072    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X34Y12         FDRE (Hold_fdre_C_CE)       -0.016    -0.383    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.247ns (42.456%)  route 0.335ns (57.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.335    -0.003    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.099     0.096 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000     0.096    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120    -0.247    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.374    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.374    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.176    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.317    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.101 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.234    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.234    -0.486    
                         clock uncertainty            0.077    -0.409    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.304    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.211    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1_n_5
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.587    -0.487    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_5
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.855    -0.253    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                         clock pessimism             -0.234    -0.487    
                         clock uncertainty            0.077    -0.410    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105    -0.305    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.586    -0.488    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.214    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.103 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.103    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_5
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.854    -0.254    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                         clock pessimism             -0.234    -0.488    
                         clock uncertainty            0.077    -0.411    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.105    -0.306    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.585    -0.489    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.215    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.104 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.853    -0.255    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                         clock pessimism             -0.234    -0.489    
                         clock uncertainty            0.077    -0.412    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105    -0.307    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.584    -0.490    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.216    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.105 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_5
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.852    -0.256    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.234    -0.490    
                         clock uncertainty            0.077    -0.413    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105    -0.308    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.068 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.234    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.069 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.234    -0.486    
                         clock uncertainty            0.077    -0.409    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.304    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       46.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.063ns  (required time - arrival time)
  Source:                 Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.664ns (43.160%)  route 2.191ns (56.840%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.664    -2.262    Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882    -1.380 r  Driver_DAC0/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.382     0.001    Driver_DAC0/DAC_Data_Square[7]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.125 r  Driver_DAC0/DAC_Din_i_12/O
                         net (fo=1, routed)           0.000     0.125    Driver_DAC0/data0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     0.363 r  Driver_DAC0/DAC_Din_reg_i_6/O
                         net (fo=1, routed)           0.000     0.363    Driver_DAC0/DAC_Din_reg_i_6_n_0
    SLICE_X33Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     0.467 r  Driver_DAC0/DAC_Din_reg_i_3/O
                         net (fo=1, routed)           0.810     1.277    Driver_DAC0/DAC_Din_reg_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.316     1.593 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     1.593    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.419    47.729    
                         clock uncertainty           -0.102    47.627    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    47.656    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.656    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 46.063    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.301ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.970%)  route 1.431ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 f  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.902    -0.813    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.124    -0.689 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.529    -0.160    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    47.141    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.141    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 47.301    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.779ns (36.732%)  route 1.342ns (63.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.863    -0.892    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.301    -0.591 r  Driver_DAC0/DAC_Din_i_1/O
                         net (fo=1, routed)           0.479    -0.112    Driver_DAC0/p_0_in
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    47.436    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.436    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             48.006ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.642ns (37.799%)  route 1.056ns (62.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.715 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.867    -0.848    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.190    -0.534    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    47.472    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.472    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 48.006    

Slack (MET) :             48.299ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.779ns (47.161%)  route 0.873ns (52.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 48.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.873    -0.882    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.301    -0.581 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.581    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    48.148    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.405    47.743    
                         clock uncertainty           -0.102    47.641    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    47.718    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         47.718    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                 48.299    

Slack (MET) :             48.310ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.795ns (46.615%)  route 0.910ns (53.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 48.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.693    -2.233    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.478    -1.755 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.910    -0.844    Driver_DAC0/DAC_Cnt[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.317    -0.527 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.574    48.147    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.380    47.767    
                         clock uncertainty           -0.102    47.665    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.118    47.783    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.783    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 48.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.252    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.043    -0.068 r  Driver_DAC0/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DAC_Cnt[4]_i_2_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131    -0.252    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[3]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.262    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.211    -0.111    Driver_DAC0/DAC_Cnt[1]
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.066 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.263    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.597%)  route 0.204ns (49.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.204    -0.117    Driver_DAC0/DAC_Cnt[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  Driver_DAC0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000    -0.072    Driver_DAC0/DAC_Din_0
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X33Y12         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.091    -0.276    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.255    -0.066    Driver_DAC0/DAC_Cnt[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.021 r  Driver_DAC0/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    Driver_DAC0/DAC_Cnt[0]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.262    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.510%)  route 0.205ns (49.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.149    -0.172    Driver_DAC0/DAC_Cnt[3]
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.056    -0.072    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X34Y12         FDRE (Hold_fdre_C_CE)       -0.016    -0.383    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.247ns (42.456%)  route 0.335ns (57.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.335    -0.003    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.099     0.096 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000     0.096    Driver_DAC0/DAC_Sync_i_2_n_0
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.249    Driver_DAC0/clk_out1
    SLICE_X34Y12         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.469    
                         clock uncertainty            0.102    -0.367    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120    -0.247    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.374    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.996%)  route 0.290ns (54.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.485    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.223    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.099    -0.124 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.175     0.052    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.858    -0.250    Driver_DAC0/clk_out1
    SLICE_X34Y13         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.102    -0.383    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.009    -0.374    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.358ns (42.021%)  route 1.874ns (57.979%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 8.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.826     0.996    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.568     8.141    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]/C
                         clock pessimism             -0.405     7.736    
                         clock uncertainty           -0.077     7.659    
    SLICE_X32Y20         FDRE (Setup_fdre_C_R)       -0.618     7.041    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.358ns (41.975%)  route 1.877ns (58.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 8.147 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     0.999    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.574     8.147    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y13         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]/C
                         clock pessimism             -0.405     7.742    
                         clock uncertainty           -0.077     7.665    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.618     7.047    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.358ns (43.367%)  route 1.773ns (56.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.690    -2.236    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/Q
                         net (fo=2, routed)           1.048    -0.732    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.124    -0.608 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.608    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_i_3_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.058 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.170 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     0.896    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count0
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          1.569     8.142    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]/C
                         clock pessimism             -0.405     7.737    
                         clock uncertainty           -0.077     7.660    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.618     7.042    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.176    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X33Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.317    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.101 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.234    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.234    -0.486    
                         clock uncertainty            0.077    -0.409    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.304    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.211    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[4]_i_1_n_5
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.858    -0.250    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y14         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]/C
                         clock pessimism             -0.235    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.587    -0.487    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[16]_i_1_n_5
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.855    -0.253    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y17         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]/C
                         clock pessimism             -0.234    -0.487    
                         clock uncertainty            0.077    -0.410    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105    -0.305    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.586    -0.488    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.214    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.103 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.103    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[20]_i_1_n_5
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.854    -0.254    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y18         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]/C
                         clock pessimism             -0.234    -0.488    
                         clock uncertainty            0.077    -0.411    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.105    -0.306    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.585    -0.489    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.215    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.104 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[24]_i_1_n_5
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.853    -0.255    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y19         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]/C
                         clock pessimism             -0.234    -0.489    
                         clock uncertainty            0.077    -0.412    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105    -0.307    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.584    -0.490    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.216    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.105 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[28]_i_1_n_5
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.852    -0.256    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y20         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]/C
                         clock pessimism             -0.234    -0.490    
                         clock uncertainty            0.077    -0.413    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105    -0.308    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.589    -0.485    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.212    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.068 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.068    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_4
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.857    -0.251    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y15         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]/C
                         clock pessimism             -0.234    -0.485    
                         clock uncertainty            0.077    -0.408    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105    -0.303    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.588    -0.486    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.213    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.069 r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_4
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=33, routed)          0.856    -0.252    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/clk_out2
    SLICE_X32Y16         FDRE                                         r  Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]/C
                         clock pessimism             -0.234    -0.486    
                         clock uncertainty            0.077    -0.409    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105    -0.304    Driver_DAC0/DDS_Addr_Generator/Clk_Division_0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.235    





