

================================================================
== Vivado HLS Report for 'linear_array_array_ap_fixed_2u_linear_config14_s'
================================================================
* Date:           Sat Aug  8 08:23:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        2|       51|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op14  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op9   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  45|         10|    5|         10|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |                   Source Object                  |    C Type    |
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_start                 |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_done                  | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_continue              |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_idle                  | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_ready                 | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|data_V_data_0_V_dout     |  in |    27|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |     1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |     1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |    27|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |     1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |     1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|res_V_data_0_V_din       | out |  1024|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_full_n    |  in |     1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_write     | out |     1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_1_V_din       | out |  1024|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_full_n    |  in |     1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_write     | out |     1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+

