$date
	Sat Mar 21 13:15:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module inst_mem_tb $end
$var wire 16 ! inst [15:0] $end
$var reg 1 " clk $end
$var reg 16 # inst_addr [15:0] $end
$var integer 32 $ i [31:0] $end
$scope module m $end
$var wire 1 " clk $end
$var wire 16 % inst_addr [15:0] $end
$var reg 16 & inst [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz &
bx %
b0 $
bx #
0"
bz !
$end
#10
1"
#20
0"
#30
1"
#40
b0 !
b0 &
0"
b1 $
b0 #
b0 %
#50
1"
#60
0"
#70
1"
#80
b100001 !
b100001 &
0"
b10 $
b1 #
b1 %
#90
1"
#100
0"
#110
1"
#120
b10100000000001 !
b10100000000001 &
0"
b11 $
b10 #
b10 %
#130
1"
#140
0"
#150
1"
#160
b1000010000000101 !
b1000010000000101 &
0"
b100 $
b11 #
b11 %
#170
1"
#180
0"
#190
1"
#200
b100000000000101 !
b100000000000101 &
0"
b101 $
b100 #
b100 %
#210
1"
#220
0"
#230
1"
#240
b100000000000110 !
b100000000000110 &
0"
b110 $
b101 #
b101 %
#250
1"
#260
0"
#270
1"
#280
b1100000000000000 !
b1100000000000000 &
0"
b111 $
b110 #
b110 %
#290
1"
#300
0"
#310
1"
#320
b1010000000000001 !
b1010000000000001 &
0"
b1000 $
b111 #
b111 %
#330
1"
#340
0"
#350
1"
#360
b10001000000 !
b10001000000 &
0"
b1001 $
b1000 #
b1000 %
#370
1"
#380
0"
#390
1"
#400
bz !
bz &
0"
b1010 $
b1001 #
b1001 %
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
