$date
	Sun Oct 23 06:57:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1049303
b1101 !
1"
#1049306
b1101 &
b1101 %
1$
#1049307
0"
#1049310
b101000 &
b101000 %
#1049314
b10100 &
b10100 %
#1049318
b1010 &
b1010 %
#1049322
b101 &
b101 %
#1049326
b10000 &
b10000 %
#1049330
b1000 &
b1000 %
#1049334
b100 &
b100 %
#1049338
b10 &
b10 %
#1049342
b1 &
1#
b1 %
#1049346
b0 &
b0 %
0#
0$
#2059452
b10 !
1"
#2059454
b10 &
b10 %
1$
#2059455
0"
#2059458
b1 &
b1 %
1#
#2059462
b0 &
0#
b0 %
0$
#3001485
b110 !
1"
#3001486
b110 &
b110 %
1$
#3001487
0"
#3001490
b11 &
b11 %
#3001494
b1010 &
b1010 %
#3001498
b101 &
b101 %
#3001502
b10000 &
b10000 %
#3001506
b1000 &
b1000 %
#3001510
b100 &
b100 %
#3001514
b10 &
b10 %
#3001518
b1 &
1#
b1 %
#3001522
b0 &
b0 %
0#
0$
#4500012
