{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621650787441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621650787445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 14:33:07 2021 " "Processing started: Sat May 22 14:33:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621650787445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621650787445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAExample -c VGAExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAExample -c VGAExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621650787445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621650787850 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \")\", or \",\" text_display.vhd(73) " "VHDL syntax error at text_display.vhd(73) near text \"then\";  expecting \")\", or \",\"" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1621650788229 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"then\" text_display.vhd(74) " "VHDL syntax error at text_display.vhd(74) near text \";\";  expecting \"then\"" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1621650788229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/dhvaniattempt/text_display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/dhvaniattempt/text_display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650788230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788259 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650788259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788273 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650788273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgaexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAExample " "Found entity 1: VGAExample" {  } { { "VGAExample.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650788309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788326 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650788326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650788326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621650788611 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 14:33:08 2021 " "Processing ended: Sat May 22 14:33:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621650788611 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621650788611 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621650788611 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621650788611 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621650789436 ""}
