Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 27 04:21:48 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dut_timing_summary_routed.rpt -pb top_dut_timing_summary_routed.pb -rpx top_dut_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dut
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.049        0.000                      0                  173        0.109        0.000                      0                  173        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.049        0.000                      0                  173        0.109        0.000                      0                  173        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.120ns (23.906%)  route 3.565ns (76.094%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.656     9.774    U_DUT_CTR/delay_counter
    SLICE_X13Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.120ns (23.906%)  route 3.565ns (76.094%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.656     9.774    U_DUT_CTR/delay_counter
    SLICE_X13Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.120ns (24.642%)  route 3.425ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.516     9.634    U_DUT_CTR/delay_counter
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.120ns (24.642%)  route 3.425ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.516     9.634    U_DUT_CTR/delay_counter
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.120ns (24.642%)  route 3.425ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.516     9.634    U_DUT_CTR/delay_counter
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.120ns (24.642%)  route 3.425ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.516     9.634    U_DUT_CTR/delay_counter
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.621%)  route 3.429ns (75.379%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.519     9.638    U_DUT_CTR/delay_counter
    SLICE_X12Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y39         FDCE (Setup_fdce_C_CE)      -0.169    14.859    U_DUT_CTR/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 U_DUT_CTR/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.621%)  route 3.429ns (75.379%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  U_DUT_CTR/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_DUT_CTR/FSM_sequential_state_reg[3]/Q
                         net (fo=27, routed)          2.160     7.767    U_DUT_CTR/state[3]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.152     7.919 r  U_DUT_CTR/idle_i_1/O
                         net (fo=8, routed)           0.487     8.406    U_DUT_CTR/idle_i_1_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.732 r  U_DUT_CTR/delay_counter[7]_i_6/O
                         net (fo=1, routed)           0.263     8.995    U_DUT_CTR/delay_counter[7]_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.119 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.519     9.638    U_DUT_CTR/delay_counter
    SLICE_X12Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y39         FDCE (Setup_fdce_C_CE)      -0.169    14.859    U_DUT_CTR/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 U_DEBOUNCE_START/sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_START/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.058ns (22.885%)  route 3.565ns (77.115%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DEBOUNCE_START/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  U_DEBOUNCE_START/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  U_DEBOUNCE_START/sync_reg[1]/Q
                         net (fo=19, routed)          1.723     7.268    U_DEBOUNCE_START/p_0_in
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.418 r  U_DEBOUNCE_START/stable_counter[0]_i_9/O
                         net (fo=1, routed)           0.845     8.264    U_DEBOUNCE_START/stable_counter[0]_i_9_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.328     8.592 r  U_DEBOUNCE_START/stable_counter[0]_i_3/O
                         net (fo=17, routed)          0.476     9.068    U_DEBOUNCE_START/stable_counter[0]_i_1_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124     9.192 r  U_DEBOUNCE_START/debounced_btn_i_1/O
                         net (fo=1, routed)           0.521     9.712    U_DEBOUNCE_START/debounced_btn_i_1_n_0
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_START/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.447    14.788    U_DEBOUNCE_START/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_START/debounced_btn_reg/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X10Y37         FDCE (Setup_fdce_C_D)       -0.045    14.981    U_DEBOUNCE_START/debounced_btn_reg
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 U_DUT_CTR/bit_timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_timeout_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.286ns (29.910%)  route 3.014ns (70.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  U_DUT_CTR/bit_timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  U_DUT_CTR/bit_timeout_counter_reg[3]/Q
                         net (fo=5, routed)           1.084     6.629    U_DUT_CTR/bit_timeout_counter_reg_n_0_[3]
    SLICE_X10Y42         LUT4 (Prop_lut4_I1_O)        0.148     6.777 f  U_DUT_CTR/FSM_sequential_state[3]_i_9/O
                         net (fo=4, routed)           0.858     7.635    U_DUT_CTR/FSM_sequential_state[3]_i_9_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I4_O)        0.354     7.989 r  U_DUT_CTR/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.494     8.483    U_DUT_CTR/FSM_sequential_state[3]_i_6_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.811 r  U_DUT_CTR/bit_timeout_counter[7]_i_1/O
                         net (fo=8, routed)           0.577     9.389    U_DUT_CTR/bit_timeout_counter
    SLICE_X9Y42          FDCE                                         r  U_DUT_CTR/bit_timeout_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  U_DUT_CTR/bit_timeout_counter_reg[3]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.849    U_DUT_CTR/bit_timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_DUT_CTR/btn_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_DUT_CTR/btn_sync_reg[2]/Q
                         net (fo=1, routed)           0.056     1.645    U_DUT_CTR/p_0_in
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.690 r  U_DUT_CTR/btn_edge_i_1/O
                         net (fo=1, routed)           0.000     1.690    U_DUT_CTR/btn_edge0
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/btn_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/btn_edge_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120     1.581    U_DUT_CTR/btn_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_DUT_CTR/next_btn_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/next_btn_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DUT_CTR/next_btn_sync_reg[0]/Q
                         net (fo=1, routed)           0.112     1.701    U_DUT_CTR/next_btn_sync[0]
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.060     1.521    U_DUT_CTR/next_btn_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_DUT_CTR/next_btn_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/next_btn_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148     1.596 r  U_DUT_CTR/next_btn_sync_reg[1]/Q
                         net (fo=2, routed)           0.071     1.667    U_DUT_CTR/next_btn_sync[1]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.098     1.765 r  U_DUT_CTR/next_btn_edge_i_1/O
                         net (fo=1, routed)           0.000     1.765    U_DUT_CTR/next_btn_edge0
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/next_btn_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_DUT_CTR/next_btn_edge_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    U_DUT_CTR/next_btn_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_NEXT/sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_NEXT/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.367%)  route 0.138ns (45.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.562     1.445    U_DEBOUNCE_NEXT/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  U_DEBOUNCE_NEXT/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_DEBOUNCE_NEXT/sync_reg[1]/Q
                         net (fo=19, routed)          0.138     1.747    U_DEBOUNCE_NEXT/sync_reg_n_0_[1]
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_NEXT/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     1.959    U_DEBOUNCE_NEXT/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_NEXT/sync_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y37         FDCE (Hold_fdce_C_D)         0.059     1.540    U_DEBOUNCE_NEXT/sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_NEXT/sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_NEXT/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.765%)  route 0.175ns (45.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    U_DEBOUNCE_NEXT/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_NEXT/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_DEBOUNCE_NEXT/sync_reg[2]/Q
                         net (fo=19, routed)          0.175     1.785    U_DEBOUNCE_NEXT/sync_reg_n_0_[2]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.048     1.833 r  U_DEBOUNCE_NEXT/debounced_btn_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_DEBOUNCE_NEXT/debounced_btn_i_1__0_n_0
    SLICE_X10Y38         FDCE                                         r  U_DEBOUNCE_NEXT/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.834     1.961    U_DEBOUNCE_NEXT/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  U_DEBOUNCE_NEXT/debounced_btn_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.133     1.596    U_DEBOUNCE_NEXT/debounced_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_DUT_CTR/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DUT_CTR/delay_counter_reg[7]/Q
                         net (fo=4, routed)           0.145     1.734    U_DUT_CTR/delay_counter_reg_n_0_[7]
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  U_DUT_CTR/delay_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.779    U_DUT_CTR/delay_counter[7]_i_2_n_0
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.092     1.540    U_DUT_CTR/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_START/sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_START/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DEBOUNCE_START/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  U_DEBOUNCE_START/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DEBOUNCE_START/sync_reg[0]/Q
                         net (fo=1, routed)           0.170     1.759    U_DEBOUNCE_START/sync_reg_n_0_[0]
    SLICE_X11Y41         FDCE                                         r  U_DEBOUNCE_START/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DEBOUNCE_START/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  U_DEBOUNCE_START/sync_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y41         FDCE (Hold_fdce_C_D)         0.066     1.514    U_DEBOUNCE_START/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_DUT_CTR/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DUT_CTR/btn_sync_reg[0]/Q
                         net (fo=1, routed)           0.170     1.759    U_DUT_CTR/btn_sync_reg_n_0_[0]
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.066     1.514    U_DUT_CTR/btn_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_DUT_CTR/delay_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.354%)  route 0.156ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DUT_CTR/delay_counter_reg[6]/Q
                         net (fo=5, routed)           0.156     1.745    U_DUT_CTR/delay_counter_reg_n_0_[6]
    SLICE_X13Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  U_DUT_CTR/delay_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_DUT_CTR/delay_counter[6]_i_1_n_0
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.092     1.540    U_DUT_CTR/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_START/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.503%)  route 0.181ns (52.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    U_DEBOUNCE_START/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  U_DEBOUNCE_START/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_DEBOUNCE_START/debounced_btn_reg/Q
                         net (fo=2, routed)           0.181     1.791    U_DUT_CTR/D[0]
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  U_DUT_CTR/btn_sync_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.070     1.534    U_DUT_CTR/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   U_DEBOUNCE_NEXT/debounced_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    U_DEBOUNCE_NEXT/stable_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    U_DEBOUNCE_NEXT/stable_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40    U_DEBOUNCE_NEXT/stable_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40    U_DEBOUNCE_NEXT/stable_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40    U_DEBOUNCE_NEXT/stable_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40    U_DEBOUNCE_NEXT/stable_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    U_DEBOUNCE_NEXT/stable_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    U_DEBOUNCE_NEXT/stable_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   U_DEBOUNCE_NEXT/debounced_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    U_DEBOUNCE_NEXT/stable_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    U_DEBOUNCE_NEXT/stable_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    U_DEBOUNCE_NEXT/stable_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    U_DEBOUNCE_NEXT/stable_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    U_DEBOUNCE_NEXT/stable_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    U_DEBOUNCE_NEXT/stable_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    U_DEBOUNCE_NEXT/stable_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    U_DEBOUNCE_NEXT/sync_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    U_DEBOUNCE_NEXT/sync_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   U_DEBOUNCE_START/sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   U_DEBOUNCE_START/sync_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   U_DUT_CTR/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   U_DUT_CTR/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   U_DUT_CTR/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   U_DUT_CTR/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   U_DUT_CTR/bit_timeout_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   U_DUT_CTR/bit_timeout_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   U_DUT_CTR/bit_timeout_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42    U_DUT_CTR/bit_timeout_counter_reg[3]/C



