#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000001c8dc09d380 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v000001c8dc0fdfd0_0 .net "Cout", 0 0, L_000001c8dc102760;  1 drivers
v000001c8dc0fe930_0 .net "Sum", 3 0, L_000001c8dc0febb0;  1 drivers
v000001c8dc0fd350_0 .var "a", 3 0;
v000001c8dc0fd850_0 .var "b", 3 0;
v000001c8dc0fd170_0 .var "mode", 0 0;
S_000001c8dc09d510 .scope module, "DUT" "add_sub" 2 10, 3 23 0, S_000001c8dc09d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001c8dc097220 .functor XOR 4, v000001c8dc0fd850_0, L_000001c8dc0fe9d0, C4<0000>, C4<0000>;
v000001c8dc0921c0_0 .net "Cout", 0 0, L_000001c8dc102760;  alias, 1 drivers
v000001c8dc0fe6b0_0 .net "Sum", 3 0, L_000001c8dc0febb0;  alias, 1 drivers
v000001c8dc0fd2b0_0 .net *"_ivl_0", 3 0, L_000001c8dc0fe9d0;  1 drivers
v000001c8dc0fdd50_0 .net "a", 3 0, v000001c8dc0fd350_0;  1 drivers
v000001c8dc0fe610_0 .net "b", 3 0, v000001c8dc0fd850_0;  1 drivers
v000001c8dc0fe890_0 .net "b_xor", 3 0, L_000001c8dc097220;  1 drivers
v000001c8dc0fe1b0_0 .net "mode", 0 0, v000001c8dc0fd170_0;  1 drivers
L_000001c8dc0fe9d0 .concat [ 1 1 1 1], v000001c8dc0fd170_0, v000001c8dc0fd170_0, v000001c8dc0fd170_0, v000001c8dc0fd170_0;
S_000001c8dc09a190 .scope module, "aDDER" "fa4" 3 32, 3 9 0, S_000001c8dc09d510;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001c8dc0a2280_0 .net "Cout", 0 0, L_000001c8dc102760;  alias, 1 drivers
v000001c8dc0a2320_0 .net "Sum", 3 0, L_000001c8dc0febb0;  alias, 1 drivers
v000001c8dc0a2460_0 .net "a", 3 0, v000001c8dc0fd350_0;  alias, 1 drivers
v000001c8dc0a2820_0 .net "b", 3 0, L_000001c8dc097220;  alias, 1 drivers
v000001c8dc0a2a00_0 .net "carry", 2 0, L_000001c8dc0fec50;  1 drivers
v000001c8dc091fe0_0 .net "cin", 0 0, v000001c8dc0fd170_0;  alias, 1 drivers
L_000001c8dc0fea70 .part v000001c8dc0fd350_0, 0, 1;
L_000001c8dc0ff010 .part L_000001c8dc097220, 0, 1;
L_000001c8dc0fe7f0 .part v000001c8dc0fd350_0, 1, 1;
L_000001c8dc0fe250 .part L_000001c8dc097220, 1, 1;
L_000001c8dc0fe750 .part L_000001c8dc0fec50, 0, 1;
L_000001c8dc0feb10 .part v000001c8dc0fd350_0, 2, 1;
L_000001c8dc0fd210 .part L_000001c8dc097220, 2, 1;
L_000001c8dc0fd3f0 .part L_000001c8dc0fec50, 1, 1;
L_000001c8dc0fec50 .concat8 [ 1 1 1 0], L_000001c8dc097290, L_000001c8dc096a40, L_000001c8dc096960;
L_000001c8dc0fd490 .part v000001c8dc0fd350_0, 3, 1;
L_000001c8dc0fd530 .part L_000001c8dc097220, 3, 1;
L_000001c8dc0fde90 .part L_000001c8dc0fec50, 2, 1;
L_000001c8dc0febb0 .concat8 [ 1 1 1 1], L_000001c8dc0973e0, L_000001c8dc097610, L_000001c8dc097450, L_000001c8dc097300;
S_000001c8dc09a320 .scope module, "Fa0" "fa" 3 17, 3 1 0, S_000001c8dc09a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001c8dc096810 .functor XOR 1, L_000001c8dc0fea70, L_000001c8dc0ff010, C4<0>, C4<0>;
L_000001c8dc0973e0 .functor XOR 1, L_000001c8dc096810, v000001c8dc0fd170_0, C4<0>, C4<0>;
L_000001c8dc097530 .functor AND 1, L_000001c8dc0fea70, L_000001c8dc0ff010, C4<1>, C4<1>;
L_000001c8dc0970d0 .functor AND 1, L_000001c8dc0ff010, v000001c8dc0fd170_0, C4<1>, C4<1>;
L_000001c8dc097370 .functor OR 1, L_000001c8dc097530, L_000001c8dc0970d0, C4<0>, C4<0>;
L_000001c8dc0975a0 .functor AND 1, v000001c8dc0fd170_0, L_000001c8dc0fea70, C4<1>, C4<1>;
L_000001c8dc097290 .functor OR 1, L_000001c8dc097370, L_000001c8dc0975a0, C4<0>, C4<0>;
v000001c8dc0a3720_0 .net "Cout", 0 0, L_000001c8dc097290;  1 drivers
v000001c8dc0a2500_0 .net "Sum", 0 0, L_000001c8dc0973e0;  1 drivers
v000001c8dc0a3c20_0 .net *"_ivl_0", 0 0, L_000001c8dc096810;  1 drivers
v000001c8dc0a21e0_0 .net *"_ivl_10", 0 0, L_000001c8dc0975a0;  1 drivers
v000001c8dc0a25a0_0 .net *"_ivl_4", 0 0, L_000001c8dc097530;  1 drivers
v000001c8dc0a2fa0_0 .net *"_ivl_6", 0 0, L_000001c8dc0970d0;  1 drivers
v000001c8dc0a23c0_0 .net *"_ivl_8", 0 0, L_000001c8dc097370;  1 drivers
v000001c8dc0a2960_0 .net "a", 0 0, L_000001c8dc0fea70;  1 drivers
v000001c8dc0a20a0_0 .net "b", 0 0, L_000001c8dc0ff010;  1 drivers
v000001c8dc0a3180_0 .net "cin", 0 0, v000001c8dc0fd170_0;  alias, 1 drivers
S_000001c8dc099090 .scope module, "Fa1" "fa" 3 18, 3 1 0, S_000001c8dc09a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001c8dc096b20 .functor XOR 1, L_000001c8dc0fe7f0, L_000001c8dc0fe250, C4<0>, C4<0>;
L_000001c8dc097610 .functor XOR 1, L_000001c8dc096b20, L_000001c8dc0fe750, C4<0>, C4<0>;
L_000001c8dc096f10 .functor AND 1, L_000001c8dc0fe7f0, L_000001c8dc0fe250, C4<1>, C4<1>;
L_000001c8dc096c00 .functor AND 1, L_000001c8dc0fe250, L_000001c8dc0fe750, C4<1>, C4<1>;
L_000001c8dc096ce0 .functor OR 1, L_000001c8dc096f10, L_000001c8dc096c00, C4<0>, C4<0>;
L_000001c8dc096ff0 .functor AND 1, L_000001c8dc0fe750, L_000001c8dc0fe7f0, C4<1>, C4<1>;
L_000001c8dc096a40 .functor OR 1, L_000001c8dc096ce0, L_000001c8dc096ff0, C4<0>, C4<0>;
v000001c8dc0a28c0_0 .net "Cout", 0 0, L_000001c8dc096a40;  1 drivers
v000001c8dc0a34a0_0 .net "Sum", 0 0, L_000001c8dc097610;  1 drivers
v000001c8dc0a3b80_0 .net *"_ivl_0", 0 0, L_000001c8dc096b20;  1 drivers
v000001c8dc0a3220_0 .net *"_ivl_10", 0 0, L_000001c8dc096ff0;  1 drivers
v000001c8dc0a2e60_0 .net *"_ivl_4", 0 0, L_000001c8dc096f10;  1 drivers
v000001c8dc0a3900_0 .net *"_ivl_6", 0 0, L_000001c8dc096c00;  1 drivers
v000001c8dc0a3ea0_0 .net *"_ivl_8", 0 0, L_000001c8dc096ce0;  1 drivers
v000001c8dc0a3360_0 .net "a", 0 0, L_000001c8dc0fe7f0;  1 drivers
v000001c8dc0a2b40_0 .net "b", 0 0, L_000001c8dc0fe250;  1 drivers
v000001c8dc0a2640_0 .net "cin", 0 0, L_000001c8dc0fe750;  1 drivers
S_000001c8dc099220 .scope module, "Fa2" "fa" 3 19, 3 1 0, S_000001c8dc09a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001c8dc096d50 .functor XOR 1, L_000001c8dc0feb10, L_000001c8dc0fd210, C4<0>, C4<0>;
L_000001c8dc097450 .functor XOR 1, L_000001c8dc096d50, L_000001c8dc0fd3f0, C4<0>, C4<0>;
L_000001c8dc096f80 .functor AND 1, L_000001c8dc0feb10, L_000001c8dc0fd210, C4<1>, C4<1>;
L_000001c8dc0971b0 .functor AND 1, L_000001c8dc0fd210, L_000001c8dc0fd3f0, C4<1>, C4<1>;
L_000001c8dc096880 .functor OR 1, L_000001c8dc096f80, L_000001c8dc0971b0, C4<0>, C4<0>;
L_000001c8dc0968f0 .functor AND 1, L_000001c8dc0fd3f0, L_000001c8dc0feb10, C4<1>, C4<1>;
L_000001c8dc096960 .functor OR 1, L_000001c8dc096880, L_000001c8dc0968f0, C4<0>, C4<0>;
v000001c8dc0a2aa0_0 .net "Cout", 0 0, L_000001c8dc096960;  1 drivers
v000001c8dc0a2140_0 .net "Sum", 0 0, L_000001c8dc097450;  1 drivers
v000001c8dc0a3cc0_0 .net *"_ivl_0", 0 0, L_000001c8dc096d50;  1 drivers
v000001c8dc0a2f00_0 .net *"_ivl_10", 0 0, L_000001c8dc0968f0;  1 drivers
v000001c8dc0a2c80_0 .net *"_ivl_4", 0 0, L_000001c8dc096f80;  1 drivers
v000001c8dc0a32c0_0 .net *"_ivl_6", 0 0, L_000001c8dc0971b0;  1 drivers
v000001c8dc0a3d60_0 .net *"_ivl_8", 0 0, L_000001c8dc096880;  1 drivers
v000001c8dc0a2780_0 .net "a", 0 0, L_000001c8dc0feb10;  1 drivers
v000001c8dc0a2be0_0 .net "b", 0 0, L_000001c8dc0fd210;  1 drivers
v000001c8dc0a3540_0 .net "cin", 0 0, L_000001c8dc0fd3f0;  1 drivers
S_000001c8dc066140 .scope module, "Fa3" "fa" 3 20, 3 1 0, S_000001c8dc09a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001c8dc096ab0 .functor XOR 1, L_000001c8dc0fd490, L_000001c8dc0fd530, C4<0>, C4<0>;
L_000001c8dc097300 .functor XOR 1, L_000001c8dc096ab0, L_000001c8dc0fde90, C4<0>, C4<0>;
L_000001c8dc096e30 .functor AND 1, L_000001c8dc0fd490, L_000001c8dc0fd530, C4<1>, C4<1>;
L_000001c8dc102a70 .functor AND 1, L_000001c8dc0fd530, L_000001c8dc0fde90, C4<1>, C4<1>;
L_000001c8dc102680 .functor OR 1, L_000001c8dc096e30, L_000001c8dc102a70, C4<0>, C4<0>;
L_000001c8dc102ae0 .functor AND 1, L_000001c8dc0fde90, L_000001c8dc0fd490, C4<1>, C4<1>;
L_000001c8dc102760 .functor OR 1, L_000001c8dc102680, L_000001c8dc102ae0, C4<0>, C4<0>;
v000001c8dc0a3680_0 .net "Cout", 0 0, L_000001c8dc102760;  alias, 1 drivers
v000001c8dc0a3040_0 .net "Sum", 0 0, L_000001c8dc097300;  1 drivers
v000001c8dc0a3400_0 .net *"_ivl_0", 0 0, L_000001c8dc096ab0;  1 drivers
v000001c8dc0a37c0_0 .net *"_ivl_10", 0 0, L_000001c8dc102ae0;  1 drivers
v000001c8dc0a3860_0 .net *"_ivl_4", 0 0, L_000001c8dc096e30;  1 drivers
v000001c8dc0a39a0_0 .net *"_ivl_6", 0 0, L_000001c8dc102a70;  1 drivers
v000001c8dc0a3a40_0 .net *"_ivl_8", 0 0, L_000001c8dc102680;  1 drivers
v000001c8dc0a3ae0_0 .net "a", 0 0, L_000001c8dc0fd490;  1 drivers
v000001c8dc0a3e00_0 .net "b", 0 0, L_000001c8dc0fd530;  1 drivers
v000001c8dc0a2000_0 .net "cin", 0 0, L_000001c8dc0fde90;  1 drivers
    .scope S_000001c8dc09d380;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c8dc09d380 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001c8dc09d380;
T_1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c8dc0fd350_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c8dc0fd850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8dc0fd170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c8dc0fd350_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c8dc0fd850_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8dc0fd170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c8dc0fd350_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c8dc0fd850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8dc0fd170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c8dc0fd350_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c8dc0fd850_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8dc0fd170_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./design.v";
