// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Issue(	// ventus/src/pipeline/issue.scala:40:7
  input         clock,	// ventus/src/pipeline/issue.scala:40:7
                reset,	// ventus/src/pipeline/issue.scala:40:7
  output        io_in_ready,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_valid,	// ventus/src/pipeline/issue.scala:41:14
  input  [31:0] io_in_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_4,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_5,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_6,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_in3_7,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  input  [31:0] io_in_bits_ctrl_inst,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_fp,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_branch,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_simt_stack,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_barrier,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_csr,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_sel_alu2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_sel_alu1,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_isvec,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_sel_alu3,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_mask,	// ventus/src/pipeline/issue.scala:41:14
  input  [3:0]  io_in_bits_ctrl_sel_imm,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_mem_whb,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/issue.scala:41:14
  input  [5:0]  io_in_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_is_vls12,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_mem,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_mul,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_tc,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_disable_mask,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/issue.scala:41:14
  input  [1:0]  io_in_bits_ctrl_mem_cmd,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_mop,	// ventus/src/pipeline/issue.scala:41:14
  input  [7:0]  io_in_bits_ctrl_reg_idx1,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_reg_idx2,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_reg_idx3,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_fence,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_sfu,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_readmask,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_writemask,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  input  [31:0] io_in_bits_ctrl_pc,	// ventus/src/pipeline/issue.scala:41:14
  input  [6:0]  io_in_bits_ctrl_imm_ext,	// ventus/src/pipeline/issue.scala:41:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_in_bits_ctrl_atomic,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_aq,	// ventus/src/pipeline/issue.scala:41:14
                io_in_bits_ctrl_rl,	// ventus/src/pipeline/issue.scala:41:14
                io_out_sALU_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_sALU_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_sALU_bits_in1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_sALU_bits_in2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_sALU_bits_in3,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_sALU_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
                io_out_sALU_bits_ctrl_branch,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_sALU_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_sALU_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_sALU_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_sALU_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_sALU_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_sALU_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_vALU_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vALU_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_vALU_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vALU_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_vALU_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vALU_bits_ctrl_simt_stack,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_vALU_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_vALU_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vALU_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_ctrl_readmask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_ctrl_writemask,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_vALU_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_vALU_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vALU_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_vFPU_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vFPU_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_vFPU_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_in3_7,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vFPU_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_vFPU_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vFPU_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_vFPU_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vFPU_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_vFPU_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_vFPU_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_vFPU_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_vFPU_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_vFPU_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_LSU_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_LSU_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_in3_7,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_LSU_bits_ctrl_inst,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_fp,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_branch,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_simt_stack,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_barrier,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_csr,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_sel_alu2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_sel_alu1,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_isvec,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_sel_alu3,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_mask,	// ventus/src/pipeline/issue.scala:41:14
  output [3:0]  io_out_LSU_bits_ctrl_sel_imm,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_mem_whb,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_LSU_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_is_vls12,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_mem,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_mul,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_tc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_disable_mask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_LSU_bits_ctrl_mem_cmd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_mop,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_LSU_bits_ctrl_reg_idx1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_reg_idx2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_reg_idx3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_fence,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_sfu,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_readmask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_writemask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_LSU_bits_ctrl_pc,	// ventus/src/pipeline/issue.scala:41:14
  output [6:0]  io_out_LSU_bits_ctrl_imm_ext,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_LSU_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_LSU_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_LSU_bits_ctrl_atomic,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_aq,	// ventus/src/pipeline/issue.scala:41:14
                io_out_LSU_bits_ctrl_rl,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_SFU_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SFU_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_in3_7,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SFU_bits_ctrl_inst,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_fp,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_branch,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_simt_stack,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_barrier,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_csr,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_sel_alu2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_sel_alu1,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_isvec,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_sel_alu3,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_mask,	// ventus/src/pipeline/issue.scala:41:14
  output [3:0]  io_out_SFU_bits_ctrl_sel_imm,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_mem_whb,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_SFU_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_is_vls12,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_mem,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_mul,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_tc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_disable_mask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SFU_bits_ctrl_mem_cmd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_mop,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_SFU_bits_ctrl_reg_idx1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_reg_idx2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_reg_idx3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_fence,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_sfu,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_readmask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_writemask,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SFU_bits_ctrl_pc,	// ventus/src/pipeline/issue.scala:41:14
  output [6:0]  io_out_SFU_bits_ctrl_imm_ext,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_SFU_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SFU_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SFU_bits_ctrl_atomic,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_aq,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SFU_bits_ctrl_rl,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_SIMT_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_SIMT_valid,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SIMT_bits_opcode,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_SIMT_bits_wid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SIMT_bits_PC_branch,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SIMT_bits_PC_execute,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_SIMT_bits_mask_init,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SIMT_bits_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_SIMT_bits_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_SIMT_bits_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_warpscheduler_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_warpscheduler_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_warpscheduler_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_warpscheduler_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_CSR_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_CSR_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_CSR_bits_ctrl_inst,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_CSR_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
                io_out_CSR_bits_ctrl_csr,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_CSR_bits_ctrl_isvec,	// ventus/src/pipeline/issue.scala:41:14
                io_out_CSR_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_CSR_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_CSR_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_CSR_bits_ctrl_pc,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_CSR_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_CSR_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_CSR_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
                io_out_CSR_bits_in1,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_MUL_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_MUL_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_MUL_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_in3_7,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_MUL_bits_mask_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_mask_7,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_MUL_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_MUL_bits_ctrl_reverse,	// ventus/src/pipeline/issue.scala:41:14
  output [5:0]  io_out_MUL_bits_ctrl_alu_fn,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_MUL_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_MUL_bits_ctrl_wvd,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_ctrl_wxd,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_MUL_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_MUL_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_MUL_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/issue.scala:41:14
  input         io_out_TC_ready,	// ventus/src/pipeline/issue.scala:41:14
  output        io_out_TC_valid,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_TC_bits_in1_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in1_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_3,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_4,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_5,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_6,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in2_7,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in3_0,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in3_1,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in3_2,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_in3_3,	// ventus/src/pipeline/issue.scala:41:14
  output [1:0]  io_out_TC_bits_ctrl_wid,	// ventus/src/pipeline/issue.scala:41:14
  output [7:0]  io_out_TC_bits_ctrl_reg_idxw,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/issue.scala:41:14
  output [31:0] io_out_TC_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/issue.scala:41:14
                io_out_TC_bits_ctrl_spike_info_inst	// ventus/src/pipeline/issue.scala:41:14
);

  wire io_out_warpscheduler_valid_0;	// ventus/src/pipeline/issue.scala:94:29, :98:30, :101:37, :104:36, :107:41, :110:37, :114:38, :118:39, :133:41
  `ifndef SYNTHESIS	// ventus/src/pipeline/issue.scala:79:106
    always @(posedge clock) begin	// ventus/src/pipeline/issue.scala:79:106
      automatic logic _GEN = io_out_warpscheduler_ready & io_out_warpscheduler_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/issue.scala:94:29, :98:30, :101:37, :104:36, :107:41, :110:37, :114:38, :118:39, :133:41
      if ((`PRINTF_COND_) & _GEN & io_in_bits_ctrl_barrier
          & ~io_in_bits_ctrl_simt_stack_op & ~reset)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/issue.scala:79:{53,106}
        $fwrite(32'h80000002, "sm %d warp %d 0x%x 0x%x barrier\n",
                io_in_bits_ctrl_spike_info_sm_id, io_in_bits_ctrl_wid,
                io_in_bits_ctrl_spike_info_pc, io_in_bits_ctrl_spike_info_inst);	// ventus/src/pipeline/issue.scala:79:106
      if ((`PRINTF_COND_) & _GEN & io_in_bits_ctrl_simt_stack_op & ~reset)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/issue.scala:79:106, :80:64
        $fwrite(32'h80000002, "sm %d warp %d 0x%x 0x%x endprg\n",
                io_in_bits_ctrl_spike_info_sm_id, io_in_bits_ctrl_wid,
                io_in_bits_ctrl_spike_info_pc, io_in_bits_ctrl_spike_info_inst);	// ventus/src/pipeline/issue.scala:79:106, :80:64
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire beqv_ready = io_out_SIMT_ready & io_out_vALU_ready;	// ventus/src/pipeline/issue.scala:121:41
  wire _GEN_0 =
    io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp | (|io_in_bits_ctrl_csr)
    | io_in_bits_ctrl_mul | io_in_bits_ctrl_mem;	// ventus/src/pipeline/issue.scala:90:20, :98:30, :101:37, :104:36, :107:{37,41}, :110:37, :114:38, :118:39
  assign io_out_warpscheduler_valid_0 =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp
      | (|io_in_bits_ctrl_csr) | io_in_bits_ctrl_mul | io_in_bits_ctrl_mem
      | io_in_bits_ctrl_isvec) & io_in_bits_ctrl_barrier & io_in_valid;	// ventus/src/pipeline/issue.scala:94:29, :98:30, :101:37, :104:36, :107:{37,41}, :110:37, :114:38, :118:39, :133:41
  assign io_in_ready =
    io_in_bits_ctrl_tc
      ? io_out_TC_ready
      : io_in_bits_ctrl_sfu
          ? io_out_SFU_ready
          : io_in_bits_ctrl_fp
              ? io_out_vFPU_ready
              : (|io_in_bits_ctrl_csr)
                  ? io_out_CSR_ready
                  : io_in_bits_ctrl_mul
                      ? io_out_MUL_ready
                      : io_in_bits_ctrl_mem
                          ? io_out_LSU_ready
                          : io_in_bits_ctrl_isvec
                              ? (io_in_bits_ctrl_simt_stack
                                   ? (io_in_bits_ctrl_simt_stack_op | io_out_vALU_ready)
                                     & io_out_SIMT_ready
                                   : io_out_vALU_ready)
                              : io_in_bits_ctrl_barrier
                                  ? io_out_warpscheduler_ready
                                  : io_out_sALU_ready;	// ventus/src/pipeline/issue.scala:40:7, :98:30, :100:19, :101:37, :103:19, :104:36, :106:19, :107:{37,41}, :109:19, :110:37, :112:19, :114:38, :117:19, :118:39, :119:40, :120:44, :124:23, :127:23, :131:21, :133:41, :135:19, :138:19
  assign io_out_sALU_valid =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp
      | (|io_in_bits_ctrl_csr) | io_in_bits_ctrl_mul | io_in_bits_ctrl_mem
      | io_in_bits_ctrl_isvec | io_in_bits_ctrl_barrier) & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :88:20, :98:30, :101:37, :104:36, :107:{37,41}, :110:37, :114:38, :118:39, :133:41, :137:22
  assign io_out_sALU_bits_in1 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_in2 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_in3 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_branch = io_in_bits_ctrl_branch;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_sALU_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_valid =
    ~_GEN_0 & io_in_bits_ctrl_isvec
    & (~io_in_bits_ctrl_simt_stack | ~io_in_bits_ctrl_simt_stack_op & beqv_ready)
    & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :79:53, :89:20, :90:20, :98:30, :101:37, :104:36, :107:41, :110:37, :114:38, :118:39, :119:40, :120:44, :121:41, :122:26, :130:24
  assign io_out_vALU_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_0 = io_in_bits_mask_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_1 = io_in_bits_mask_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_2 = io_in_bits_mask_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_3 = io_in_bits_mask_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_4 = io_in_bits_mask_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_5 = io_in_bits_mask_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_6 = io_in_bits_mask_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_mask_7 = io_in_bits_mask_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_simt_stack = io_in_bits_ctrl_simt_stack;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_reverse = io_in_bits_ctrl_reverse;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_wvd = io_in_bits_ctrl_wvd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_readmask = io_in_bits_ctrl_readmask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_writemask = io_in_bits_ctrl_writemask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vALU_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_valid =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu) & io_in_bits_ctrl_fp & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :92:20, :98:30, :101:37, :104:36
  assign io_out_vFPU_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_0 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_1 = io_in_bits_in3_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_2 = io_in_bits_in3_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_3 = io_in_bits_in3_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_4 = io_in_bits_in3_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_5 = io_in_bits_in3_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_6 = io_in_bits_in3_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_in3_7 = io_in_bits_in3_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_0 = io_in_bits_mask_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_1 = io_in_bits_mask_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_2 = io_in_bits_mask_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_3 = io_in_bits_mask_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_4 = io_in_bits_mask_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_5 = io_in_bits_mask_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_6 = io_in_bits_mask_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_mask_7 = io_in_bits_mask_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_reverse = io_in_bits_ctrl_reverse;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_force_rm_rtz = io_in_bits_ctrl_force_rm_rtz;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_wvd = io_in_bits_ctrl_wvd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_vFPU_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_valid =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp
      | (|io_in_bits_ctrl_csr) | io_in_bits_ctrl_mul) & io_in_bits_ctrl_mem & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :91:19, :98:30, :101:37, :104:36, :107:{37,41}, :110:37, :114:38
  assign io_out_LSU_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_0 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_1 = io_in_bits_in3_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_2 = io_in_bits_in3_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_3 = io_in_bits_in3_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_4 = io_in_bits_in3_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_5 = io_in_bits_in3_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_6 = io_in_bits_in3_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_in3_7 = io_in_bits_in3_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_0 = io_in_bits_mask_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_1 = io_in_bits_mask_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_2 = io_in_bits_mask_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_3 = io_in_bits_mask_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_4 = io_in_bits_mask_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_5 = io_in_bits_mask_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_6 = io_in_bits_mask_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_mask_7 = io_in_bits_mask_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_inst = io_in_bits_ctrl_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_fp = io_in_bits_ctrl_fp;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_branch = io_in_bits_ctrl_branch;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_simt_stack = io_in_bits_ctrl_simt_stack;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_simt_stack_op = io_in_bits_ctrl_simt_stack_op;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_barrier = io_in_bits_ctrl_barrier;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_csr = io_in_bits_ctrl_csr;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_reverse = io_in_bits_ctrl_reverse;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_sel_alu2 = io_in_bits_ctrl_sel_alu2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_sel_alu1 = io_in_bits_ctrl_sel_alu1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_isvec = io_in_bits_ctrl_isvec;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_sel_alu3 = io_in_bits_ctrl_sel_alu3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mask = io_in_bits_ctrl_mask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_sel_imm = io_in_bits_ctrl_sel_imm;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mem_whb = io_in_bits_ctrl_mem_whb;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mem_unsigned = io_in_bits_ctrl_mem_unsigned;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_force_rm_rtz = io_in_bits_ctrl_force_rm_rtz;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_is_vls12 = io_in_bits_ctrl_is_vls12;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mem = io_in_bits_ctrl_mem;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mul = io_in_bits_ctrl_mul;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_tc = io_in_bits_ctrl_tc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_disable_mask = io_in_bits_ctrl_disable_mask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_custom_signal_0 = io_in_bits_ctrl_custom_signal_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mem_cmd = io_in_bits_ctrl_mem_cmd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_mop = io_in_bits_ctrl_mop;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_reg_idx1 = io_in_bits_ctrl_reg_idx1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_reg_idx2 = io_in_bits_ctrl_reg_idx2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_reg_idx3 = io_in_bits_ctrl_reg_idx3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_wvd = io_in_bits_ctrl_wvd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_fence = io_in_bits_ctrl_fence;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_sfu = io_in_bits_ctrl_sfu;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_readmask = io_in_bits_ctrl_readmask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_writemask = io_in_bits_ctrl_writemask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_pc = io_in_bits_ctrl_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_imm_ext = io_in_bits_ctrl_imm_ext;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_atomic = io_in_bits_ctrl_atomic;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_aq = io_in_bits_ctrl_aq;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_LSU_bits_ctrl_rl = io_in_bits_ctrl_rl;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_valid = ~io_in_bits_ctrl_tc & io_in_bits_ctrl_sfu & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :96:19, :98:30, :101:37
  assign io_out_SFU_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_0 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_1 = io_in_bits_in3_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_2 = io_in_bits_in3_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_3 = io_in_bits_in3_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_4 = io_in_bits_in3_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_5 = io_in_bits_in3_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_6 = io_in_bits_in3_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_in3_7 = io_in_bits_in3_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_0 = io_in_bits_mask_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_1 = io_in_bits_mask_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_2 = io_in_bits_mask_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_3 = io_in_bits_mask_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_4 = io_in_bits_mask_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_5 = io_in_bits_mask_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_6 = io_in_bits_mask_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_mask_7 = io_in_bits_mask_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_inst = io_in_bits_ctrl_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_fp = io_in_bits_ctrl_fp;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_branch = io_in_bits_ctrl_branch;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_simt_stack = io_in_bits_ctrl_simt_stack;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_simt_stack_op = io_in_bits_ctrl_simt_stack_op;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_barrier = io_in_bits_ctrl_barrier;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_csr = io_in_bits_ctrl_csr;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_reverse = io_in_bits_ctrl_reverse;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_sel_alu2 = io_in_bits_ctrl_sel_alu2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_sel_alu1 = io_in_bits_ctrl_sel_alu1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_isvec = io_in_bits_ctrl_isvec;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_sel_alu3 = io_in_bits_ctrl_sel_alu3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mask = io_in_bits_ctrl_mask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_sel_imm = io_in_bits_ctrl_sel_imm;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mem_whb = io_in_bits_ctrl_mem_whb;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mem_unsigned = io_in_bits_ctrl_mem_unsigned;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_force_rm_rtz = io_in_bits_ctrl_force_rm_rtz;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_is_vls12 = io_in_bits_ctrl_is_vls12;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mem = io_in_bits_ctrl_mem;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mul = io_in_bits_ctrl_mul;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_tc = io_in_bits_ctrl_tc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_disable_mask = io_in_bits_ctrl_disable_mask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_custom_signal_0 = io_in_bits_ctrl_custom_signal_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mem_cmd = io_in_bits_ctrl_mem_cmd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_mop = io_in_bits_ctrl_mop;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_reg_idx1 = io_in_bits_ctrl_reg_idx1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_reg_idx2 = io_in_bits_ctrl_reg_idx2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_reg_idx3 = io_in_bits_ctrl_reg_idx3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_wvd = io_in_bits_ctrl_wvd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_fence = io_in_bits_ctrl_fence;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_sfu = io_in_bits_ctrl_sfu;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_readmask = io_in_bits_ctrl_readmask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_writemask = io_in_bits_ctrl_writemask;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_pc = io_in_bits_ctrl_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_imm_ext = io_in_bits_ctrl_imm_ext;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_atomic = io_in_bits_ctrl_atomic;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_aq = io_in_bits_ctrl_aq;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SFU_bits_ctrl_rl = io_in_bits_ctrl_rl;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_valid =
    ~_GEN_0 & io_in_bits_ctrl_isvec & io_in_bits_ctrl_simt_stack
    & (io_in_bits_ctrl_simt_stack_op | beqv_ready) & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :90:20, :98:30, :101:37, :104:36, :107:41, :110:37, :114:38, :118:39, :120:44, :121:41, :123:26, :126:26
  assign io_out_SIMT_bits_opcode = io_in_bits_ctrl_simt_stack_op;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_PC_branch = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_PC_execute = io_in_bits_ctrl_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_mask_init =
    {io_in_bits_mask_7,
     io_in_bits_mask_6,
     io_in_bits_mask_5,
     io_in_bits_mask_4,
     io_in_bits_mask_3,
     io_in_bits_mask_2,
     io_in_bits_mask_1,
     io_in_bits_mask_0};	// ventus/src/pipeline/issue.scala:40:7, :72:50
  assign io_out_SIMT_bits_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_SIMT_bits_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_warpscheduler_valid = io_out_warpscheduler_valid_0;	// ventus/src/pipeline/issue.scala:40:7, :94:29, :98:30, :101:37, :104:36, :107:41, :110:37, :114:38, :118:39, :133:41
  assign io_out_warpscheduler_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_warpscheduler_bits_ctrl_simt_stack_op = io_in_bits_ctrl_simt_stack_op;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_valid =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp)
    & (|io_in_bits_ctrl_csr) & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :95:19, :98:30, :101:37, :104:36, :107:{37,41}
  assign io_out_CSR_bits_ctrl_inst = io_in_bits_ctrl_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_csr = io_in_bits_ctrl_csr;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_isvec = io_in_bits_ctrl_isvec;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_custom_signal_0 = io_in_bits_ctrl_custom_signal_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_pc = io_in_bits_ctrl_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_CSR_bits_in1 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_valid =
    ~(io_in_bits_ctrl_tc | io_in_bits_ctrl_sfu | io_in_bits_ctrl_fp
      | (|io_in_bits_ctrl_csr)) & io_in_bits_ctrl_mul & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :93:19, :98:30, :101:37, :104:36, :107:{37,41}, :110:37
  assign io_out_MUL_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_0 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_1 = io_in_bits_in3_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_2 = io_in_bits_in3_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_3 = io_in_bits_in3_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_4 = io_in_bits_in3_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_5 = io_in_bits_in3_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_6 = io_in_bits_in3_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_in3_7 = io_in_bits_in3_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_0 = io_in_bits_mask_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_1 = io_in_bits_mask_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_2 = io_in_bits_mask_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_3 = io_in_bits_mask_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_4 = io_in_bits_mask_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_5 = io_in_bits_mask_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_6 = io_in_bits_mask_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_mask_7 = io_in_bits_mask_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_reverse = io_in_bits_ctrl_reverse;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_alu_fn = io_in_bits_ctrl_alu_fn;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_wvd = io_in_bits_ctrl_wvd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_wxd = io_in_bits_ctrl_wxd;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_MUL_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_valid = io_in_bits_ctrl_tc & io_in_valid;	// ventus/src/pipeline/issue.scala:40:7, :87:18, :98:30, :99:20
  assign io_out_TC_bits_in1_0 = io_in_bits_in1_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_1 = io_in_bits_in1_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_2 = io_in_bits_in1_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_3 = io_in_bits_in1_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_4 = io_in_bits_in1_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_5 = io_in_bits_in1_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_6 = io_in_bits_in1_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in1_7 = io_in_bits_in1_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_0 = io_in_bits_in2_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_1 = io_in_bits_in2_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_2 = io_in_bits_in2_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_3 = io_in_bits_in2_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_4 = io_in_bits_in2_4;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_5 = io_in_bits_in2_5;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_6 = io_in_bits_in2_6;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in2_7 = io_in_bits_in2_7;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in3_0 = io_in_bits_in3_0;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in3_1 = io_in_bits_in3_1;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in3_2 = io_in_bits_in3_2;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_in3_3 = io_in_bits_in3_3;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_ctrl_wid = io_in_bits_ctrl_wid;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_ctrl_reg_idxw = io_in_bits_ctrl_reg_idxw;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_ctrl_spike_info_sm_id = io_in_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_ctrl_spike_info_pc = io_in_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/issue.scala:40:7
  assign io_out_TC_bits_ctrl_spike_info_inst = io_in_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/issue.scala:40:7
endmodule

