<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PortGroup Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PortGroup Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___p_o_r_t.html">Port Module</a> &#124; <a class="el" href="group___s_a_m_l21___p_o_r_t.html">Port Module</a> &#124; <a class="el" href="group___s_a_m_r21___p_o_r_t.html">Port Module</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers. ">PortGroup</a> hardware registers.  
 <a href="struct_port_group.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4f40710bb20a5c26b854f025dcaf98ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a4f40710bb20a5c26b854f025dcaf98ed">DIR</a></td></tr>
<tr class="memdesc:a4f40710bb20a5c26b854f025dcaf98ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Data Direction.  <a href="#a4f40710bb20a5c26b854f025dcaf98ed">More...</a><br /></td></tr>
<tr class="separator:a4f40710bb20a5c26b854f025dcaf98ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1f883a6c080fb0696d7ec5d3c9b89b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a5c1f883a6c080fb0696d7ec5d3c9b89b">DIRCLR</a></td></tr>
<tr class="memdesc:a5c1f883a6c080fb0696d7ec5d3c9b89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Data Direction Clear.  <a href="#a5c1f883a6c080fb0696d7ec5d3c9b89b">More...</a><br /></td></tr>
<tr class="separator:a5c1f883a6c080fb0696d7ec5d3c9b89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bee31d59989e54e9748f3f31a71e1a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a0bee31d59989e54e9748f3f31a71e1a5">DIRSET</a></td></tr>
<tr class="memdesc:a0bee31d59989e54e9748f3f31a71e1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Data Direction Set.  <a href="#a0bee31d59989e54e9748f3f31a71e1a5">More...</a><br /></td></tr>
<tr class="separator:a0bee31d59989e54e9748f3f31a71e1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3c81a100cc3d9fa45d164b26667492"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#acc3c81a100cc3d9fa45d164b26667492">DIRTGL</a></td></tr>
<tr class="memdesc:acc3c81a100cc3d9fa45d164b26667492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Data Direction Toggle.  <a href="#acc3c81a100cc3d9fa45d164b26667492">More...</a><br /></td></tr>
<tr class="separator:acc3c81a100cc3d9fa45d164b26667492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee0b79ec23d5e8846e2e40e668954b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a2ee0b79ec23d5e8846e2e40e668954b6">OUT</a></td></tr>
<tr class="memdesc:a2ee0b79ec23d5e8846e2e40e668954b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Data Output Value.  <a href="#a2ee0b79ec23d5e8846e2e40e668954b6">More...</a><br /></td></tr>
<tr class="separator:a2ee0b79ec23d5e8846e2e40e668954b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8aa9e1ff193914f6ada585997da7c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a0c8aa9e1ff193914f6ada585997da7c3">OUTCLR</a></td></tr>
<tr class="memdesc:a0c8aa9e1ff193914f6ada585997da7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Data Output Value Clear.  <a href="#a0c8aa9e1ff193914f6ada585997da7c3">More...</a><br /></td></tr>
<tr class="separator:a0c8aa9e1ff193914f6ada585997da7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943dbc3729651ff07a14e77161f99d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a943dbc3729651ff07a14e77161f99d14">OUTSET</a></td></tr>
<tr class="memdesc:a943dbc3729651ff07a14e77161f99d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Data Output Value Set.  <a href="#a943dbc3729651ff07a14e77161f99d14">More...</a><br /></td></tr>
<tr class="separator:a943dbc3729651ff07a14e77161f99d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec604143a1d0cc5cb0508fcbaac3b0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#aec604143a1d0cc5cb0508fcbaac3b0c8">OUTTGL</a></td></tr>
<tr class="memdesc:aec604143a1d0cc5cb0508fcbaac3b0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) Data Output Value Toggle.  <a href="#aec604143a1d0cc5cb0508fcbaac3b0c8">More...</a><br /></td></tr>
<tr class="separator:aec604143a1d0cc5cb0508fcbaac3b0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec8f85412233cb9993f9622ec106aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a8ec8f85412233cb9993f9622ec106aa0">IN</a></td></tr>
<tr class="memdesc:a8ec8f85412233cb9993f9622ec106aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 32) Data Input Value.  <a href="#a8ec8f85412233cb9993f9622ec106aa0">More...</a><br /></td></tr>
<tr class="separator:a8ec8f85412233cb9993f9622ec106aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43444687a8814be2e0ce096ecc188389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a43444687a8814be2e0ce096ecc188389">CTRL</a></td></tr>
<tr class="memdesc:a43444687a8814be2e0ce096ecc188389"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Control.  <a href="#a43444687a8814be2e0ce096ecc188389">More...</a><br /></td></tr>
<tr class="separator:a43444687a8814be2e0ce096ecc188389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3b3dee5230a97dcec3017868e2f5d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a4a3b3dee5230a97dcec3017868e2f5d8">WRCONFIG</a></td></tr>
<tr class="memdesc:a4a3b3dee5230a97dcec3017868e2f5d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 ( /W 32) Write Configuration.  <a href="#a4a3b3dee5230a97dcec3017868e2f5d8">More...</a><br /></td></tr>
<tr class="separator:a4a3b3dee5230a97dcec3017868e2f5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfd3e976ee86fd26896df4e7159c844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#accfd3e976ee86fd26896df4e7159c844">Reserved1</a> [0x4]</td></tr>
<tr class="separator:accfd3e976ee86fd26896df4e7159c844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dad44bbc48a595936b32789b211c1b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a7dad44bbc48a595936b32789b211c1b8">PMUX</a> [16]</td></tr>
<tr class="memdesc:a7dad44bbc48a595936b32789b211c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) Peripheral Multiplexing n.  <a href="#a7dad44bbc48a595936b32789b211c1b8">More...</a><br /></td></tr>
<tr class="separator:a7dad44bbc48a595936b32789b211c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688fad8ae0433be0e6afc8a6c45a4ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a688fad8ae0433be0e6afc8a6c45a4ad2">PINCFG</a> [32]</td></tr>
<tr class="memdesc:a688fad8ae0433be0e6afc8a6c45a4ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Pin Configuration n.  <a href="#a688fad8ae0433be0e6afc8a6c45a4ad2">More...</a><br /></td></tr>
<tr class="separator:a688fad8ae0433be0e6afc8a6c45a4ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ca0d92fadd63d194c97e4b34c06f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#ad9ca0d92fadd63d194c97e4b34c06f57">Reserved2</a> [0x20]</td></tr>
<tr class="separator:ad9ca0d92fadd63d194c97e4b34c06f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f04453c85a1c00dac755aac4a342023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___e_v_c_t_r_l___type.html">PORT_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a3f04453c85a1c00dac755aac4a342023">EVCTRL</a></td></tr>
<tr class="memdesc:a3f04453c85a1c00dac755aac4a342023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) Event Input Control.  <a href="#a3f04453c85a1c00dac755aac4a342023">More...</a><br /></td></tr>
<tr class="separator:a3f04453c85a1c00dac755aac4a342023"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers. ">PortGroup</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00369">369</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a43444687a8814be2e0ce096ecc188389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43444687a8814be2e0ce096ecc188389">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 32) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00379">379</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a4f40710bb20a5c26b854f025dcaf98ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f40710bb20a5c26b854f025dcaf98ed">&#9670;&nbsp;</a></span>DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a> DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Data Direction. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00370">370</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a5c1f883a6c080fb0696d7ec5d3c9b89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1f883a6c080fb0696d7ec5d3c9b89b">&#9670;&nbsp;</a></span>DIRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a> DIRCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Data Direction Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00371">371</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a0bee31d59989e54e9748f3f31a71e1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bee31d59989e54e9748f3f31a71e1a5">&#9670;&nbsp;</a></span>DIRSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a> DIRSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Data Direction Set. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00372">372</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="acc3c81a100cc3d9fa45d164b26667492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3c81a100cc3d9fa45d164b26667492">&#9670;&nbsp;</a></span>DIRTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a> DIRTGL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 32) Data Direction Toggle. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00373">373</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a3f04453c85a1c00dac755aac4a342023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f04453c85a1c00dac755aac4a342023">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___e_v_c_t_r_l___type.html">PORT_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/W 32) Event Input Control. </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2component_2port_8h_source.html#l00404">404</a> of file <a class="el" href="saml21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a8ec8f85412233cb9993f9622ec106aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec8f85412233cb9993f9622ec106aa0">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a> IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/ 32) Data Input Value. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00378">378</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a2ee0b79ec23d5e8846e2e40e668954b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee0b79ec23d5e8846e2e40e668954b6">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a> OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Data Output Value. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00374">374</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a0c8aa9e1ff193914f6ada585997da7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8aa9e1ff193914f6ada585997da7c3">&#9670;&nbsp;</a></span>OUTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a> OUTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Data Output Value Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00375">375</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a943dbc3729651ff07a14e77161f99d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943dbc3729651ff07a14e77161f99d14">&#9670;&nbsp;</a></span>OUTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a> OUTSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) Data Output Value Set. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00376">376</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="aec604143a1d0cc5cb0508fcbaac3b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec604143a1d0cc5cb0508fcbaac3b0c8">&#9670;&nbsp;</a></span>OUTTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a> OUTTGL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) Data Output Value Toggle. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00377">377</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a688fad8ae0433be0e6afc8a6c45a4ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688fad8ae0433be0e6afc8a6c45a4ad2">&#9670;&nbsp;</a></span>PINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a> PINCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 8) Pin Configuration n. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00383">383</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a7dad44bbc48a595936b32789b211c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dad44bbc48a595936b32789b211c1b8">&#9670;&nbsp;</a></span>PMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a> PMUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 8) Peripheral Multiplexing n. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00382">382</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="accfd3e976ee86fd26896df4e7159c844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accfd3e976ee86fd26896df4e7159c844">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00381">381</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="ad9ca0d92fadd63d194c97e4b34c06f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ca0d92fadd63d194c97e4b34c06f57">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00384">384</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a4a3b3dee5230a97dcec3017868e2f5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3b3dee5230a97dcec3017868e2f5d8">&#9670;&nbsp;</a></span>WRCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a> WRCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 ( /W 32) Write Configuration. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2port_8h_source.html#l00380">380</a> of file <a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2port_8h_source.html">port.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
