/*
 * Copyright 2012-2016 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 * Copyright 2017 NXP.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		reg_usbh1_vbus: regulator@2 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usbh1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		reg_audio: regulator@1 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "wm8962-supply";
			gpio = <&gpio4 10 0>;
			enable-active-high;
		};

	};
        pps {
                compatible = "pps-gpio";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_pps>;
                gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
                status = "okay";
        };

        gpio1 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio1>;
        };

        gpio2 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio2>;
        };

        gpio3 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio3>;
        };

        gpio4 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio4>;
        };

        gpio5 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio5>;
        };

        gpio6 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio6>;
        };

        gpio7 {
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio7>;
        };

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
			wakeup-source;
			linux,code = <KEY_POWER>;
		};

	};

	sound {
		compatible = "fsl,imx6q-sabresd-wm8962",
			   "fsl,imx-audio-wm8962";
		model = "wm8962-audio";
		cpu-dai = <&ssi2>;
		audio-codec = <&codec>;
		asrc-controller = <&asrc>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR",
			"Ext Spk", "SPKOUTL",
			"Ext Spk", "SPKOUTR",
			"AMIC", "MICBIAS",
			"IN3R", "AMIC",
			"DMIC", "MICBIAS",
			"DMICDAT", "DMIC",
			"CPU-Playback", "ASRC-Playback",
			"Playback", "CPU-Playback",
			"ASRC-Capture", "CPU-Capture",
			"CPU-Capture", "Capture";
		mux-int-port = <2>;
		mux-ext-port = <3>;
		codec-master;
		hp-det-gpios = <&gpio7 8 1>;
		mic-det-gpios = <&gpio1 9 1>;
	};

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
			  <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
				 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&clks {
};

/*
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	fsl,magic-packet;
	status = "okay";
};
*/
&fec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet>;
        phy-mode = "rmii";
        status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

        eeprom: 24FC64F@50 {
                compatible = "at24,24c64";
                reg = <0x50>;
        };

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

	ov564x_mipi: ov564x_mipi@3c { /* i2c2 driver */
		compatible = "ovti,ov564x_mipi";
		reg = <0x3c>;
			clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
		AVDD-supply = <&vgen3_reg>;  /* 2.8v, rev C board is VGEN3
						rev B board is VGEN5 */
		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
		pwn-gpios = <&gpio1 19 1>;   /* active low: SD1_CLK */
		rst-gpios = <&gpio1 20 0>;   /* active high: SD1_DAT2 */
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

        rtc@6f {
                compatible = "dallas,mcp7941x";
                reg = <0x6f>;
        };

        codec: wm8962@1a {
                compatible = "wlf,wm8962";
                reg = <0x1a>;
                clocks = <&clks 201>;
                DCVDD-supply = <&reg_audio>;
                DBVDD-supply = <&reg_audio>;
                AVDD-supply = <&reg_audio>;
                CPVDD-supply = <&reg_audio>;
                MICVDD-supply = <&reg_audio>;
                PLLVDD-supply = <&reg_audio>;
                SPKVDD1-supply = <&reg_audio>;
                SPKVDD2-supply = <&reg_audio>;
                spk-mono;
       };

};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				 MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0
			>;
		};
		//CODEC
		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			>;
		};
                pinctrl_sirius: siriusgrp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT14__AUD5_RXC    0x0001B0B0
                                MX6QDL_PAD_KEY_ROW1__AUD5_RXD    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS    0x0001B0B0
                                >;
                };
                pinctrl_ecspi2: ecspi2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_OE__ECSPI2_MISO    0x0000B0B1
                                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI    0x0000B0B1
                                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK    0x0000B0B1
                                MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0    0x0001B0B0
                                >;
                };

                pinctrl_ecspi3: ecspi3grp {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0    0x0001B0B0
                                //MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1    0x0001B0B0
                                >;
                };

/*		pinctrl_enet: enetgrp {
			fsl,pins = <
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
                                MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b030
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b030
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b030
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b030
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b030
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b030
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b030
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b030
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b030
                                MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x4001b0a8
			>;
		}; */

                pinctrl_enet: enetgrp {
                        fsl,pins = <
	    MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
            MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
            MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x1b0b0
            MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x1b0b0
            MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x1b0b0
            MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0
            MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x1b0b0
            MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x1b0b0
            MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x130b0
            MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x1b0b0
            MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
 
                                >;
                };

                //CAN bus
                pinctrl_can2: can2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX    0x000130B0
                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX    0x0001B0B0
                                >;
                };

                //GPIOs
                pinctrl_gpio1: gpio1grp {
                        fsl,pins = <
                                //MX6QDL_PAD_GPIO_0__CCM_CLKO1     0x000130B0 moved to audmux
                                MX6QDL_PAD_GPIO_2__GPIO1_IO02    0x0001B0B0
                                MX6QDL_PAD_GPIO_3__GPIO1_IO03    0x0001B0B0
                                //MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x0001B0B0 moved to usdh_2
                                MX6QDL_PAD_GPIO_5__GPIO1_IO05    0x0001B0B0
                                MX6QDL_PAD_GPIO_7__GPIO1_IO07    0x0001B0B0
                                MX6QDL_PAD_GPIO_8__GPIO1_IO08    0x0001B0B0
                                MX6QDL_PAD_GPIO_9__GPIO1_IO09    0x0001B0B0
                                >;
                };

                pinctrl_gpio2: gpio2grp {
                        fsl,pins = <
                                //MX6QDL_PAD_NANDF_D0__GPIO2_IO00    0x0001B0B0 moved to gpio_keys
                                MX6QDL_PAD_NANDF_D1__GPIO2_IO01    0x0001B0B0
                                MX6QDL_PAD_NANDF_D2__GPIO2_IO02    0x0001B0B0
                                MX6QDL_PAD_NANDF_D3__GPIO2_IO03    0x000110B0
                                //MX6QDL_PAD_NANDF_D4__GPIO2_IO04    0x00007080   moved to pps-gpio
                                MX6QDL_PAD_NANDF_D5__GPIO2_IO05    0x0001B0B0
                                MX6QDL_PAD_NANDF_D6__GPIO2_IO06    0x0001B0B0
                                MX6QDL_PAD_NANDF_D7__GPIO2_IO07    0x0001B0B0
                                MX6QDL_PAD_SD4_DAT4__GPIO2_IO12    0x0001B0B0
                                MX6QDL_PAD_SD4_DAT5__GPIO2_IO13    0x0001B0B0
                                MX6QDL_PAD_SD4_DAT6__GPIO2_IO14    0x0001B0B0
                                MX6QDL_PAD_SD4_DAT7__GPIO2_IO15    0x0001B0B0
                                MX6QDL_PAD_EIM_A17__GPIO2_IO21    0x0000B0B1
                                >;
                };

                pinctrl_gpio3: gpio3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_DA0__GPIO3_IO00    0x0000B0B1
                                MX6QDL_PAD_EIM_DA1__GPIO3_IO01    0x0000B0B1
                                MX6QDL_PAD_EIM_DA15__GPIO3_IO15    0x0000B0B1
                                MX6QDL_PAD_EIM_D19__GPIO3_IO19    0x0001B0B0
                                MX6QDL_PAD_EIM_D20__GPIO3_IO20    0x0001B0B0
                                MX6QDL_PAD_EIM_D23__GPIO3_IO23    0x0001B0B0
                                MX6QDL_PAD_EIM_D28__GPIO3_IO28    0x0001B0B0
                                MX6QDL_PAD_EIM_D29__GPIO3_IO29    0x0001B0B0
                                MX6QDL_PAD_EIM_D31__GPIO3_IO31    0x000130B0
                                >;
                };

                pinctrl_gpio4: gpio4grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_19__GPIO4_IO05    0x0001B0B0
                                MX6QDL_PAD_KEY_COL0__GPIO4_IO06    0x0001B0B0
                                MX6QDL_PAD_KEY_COL1__GPIO4_IO08    0x0001B0B0
                                MX6QDL_PAD_KEY_COL2__GPIO4_IO10    0x0001B0B0
                                MX6QDL_PAD_KEY_COL3__GPIO4_IO12    0x0001B0B0
                                MX6QDL_PAD_KEY_ROW3__GPIO4_IO13    0x0001B0B0
                                MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16    0x0001B0B0
                                MX6QDL_PAD_DI0_PIN15__GPIO4_IO17    0x0001B0B0
                                MX6QDL_PAD_DI0_PIN2__GPIO4_IO18    0x0001B0B0
                                MX6QDL_PAD_DI0_PIN3__GPIO4_IO19    0x0001B0B0
                                MX6QDL_PAD_DI0_PIN4__GPIO4_IO20    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25  0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30    0x0001B0B0
                                >;
                };

                pinctrl_gpio5: gpio5grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_A25__GPIO5_IO02    0x0000B0B1
                                MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11    0x0001B0B0
                                MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12    0x0001B0B0
                                MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18    0x0001B0B0
                                MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19    0x0001B0B0
                                MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x0001B0B0
                                MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25    0x0001B0B0
                                >;
                };

                pinctrl_gpio6: gpio6grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05    0x0001B0B0
                                MX6QDL_PAD_EIM_A23__GPIO6_IO06       0x0000B0B1
                                MX6QDL_PAD_NANDF_CLE__GPIO6_IO07    0x0000A8B1
                                MX6QDL_PAD_NANDF_ALE__GPIO6_IO08    0x0000A8B1
                                MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09    0x0001B0B0
                                MX6QDL_PAD_NANDF_RB0__GPIO6_IO10    0x0001B0B0
                                MX6QDL_PAD_NANDF_CS0__GPIO6_IO11    0x0000A8B1
                                MX6QDL_PAD_NANDF_CS1__GPIO6_IO14    0x0000A8B1
                                MX6QDL_PAD_NANDF_CS2__GPIO6_IO15    0x0001B0B0
                                MX6QDL_PAD_NANDF_CS3__GPIO6_IO16    0x0001B0B0
                                MX6QDL_PAD_RGMII_TXC__GPIO6_IO19    0x0001B0B0
                                MX6QDL_PAD_RGMII_TD1__GPIO6_IO21    0x0001B030
                                MX6QDL_PAD_RGMII_TD2__GPIO6_IO22   0x0001B030
                                MX6QDL_PAD_RGMII_RD0__GPIO6_IO25   0x0001B030
                                MX6QDL_PAD_RGMII_RD1__GPIO6_IO27   0x0001B030
                                MX6QDL_PAD_RGMII_RD2__GPIO6_IO28   0x0001B030
                                MX6QDL_PAD_EIM_BCLK__GPIO6_IO31    0x0000B0B1
                                >;
                };

                pinctrl_gpio7: gpio7grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_17__GPIO7_IO12    0x0001B0B0
                                MX6QDL_PAD_GPIO_18__GPIO7_IO13    0x0001F0B0
                                >;
                };
		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x1b0b0
				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x1b0b0
				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x1b0b0
			>;
		};
/*

		 //I2C1
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		 //I2C2
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

                //I2C3
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
			>;
		};
*/
                //I2C1
                pinctrl_i2c1: i2c1grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL    0x4001B0B1
                                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA    0x4001B0B1
                                >;
                };

                //I2C2
                pinctrl_i2c2: i2c2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_EB2__I2C2_SCL    0x4001B0B1
                                MX6QDL_PAD_EIM_D16__I2C2_SDA    0x4001B8B1
                                >;
                };

                //I2C3
                pinctrl_i2c3: i2c3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D17__I2C3_SCL    0x4001B0B1
                                MX6QDL_PAD_EIM_D18__I2C3_SDA    0x4001B0B1
                                >;
                };


                //UART1
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

                //UART2
                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA    0x0001B0B0
                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA    0x0001B0B0
                                >;
                };

                //UART3
                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA    0x0001B0B0
                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA    0x0001B0B0
                                >;
                };

                //UART4
                pinctrl_uart4: uart4grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA    0x0001B0B0
                                MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA    0x0001F080
                                >;
                };
                //USBH
                pinctrl_usbh1: usbh1grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D30__USB_H1_OC    0x0001B0B0
                                >;
                };

                //USB OTG
                pinctrl_usbotg: usbotggrp {
                        fsl,pins = <                         //  NXP Ref       Rob
                                MX6QDL_PAD_GPIO_1__USB_OTG_ID    0x0001F080  //0x0001B0B0
                                MX6QDL_PAD_EIM_D21__USB_OTG_OC   0x0001B0B0  //0x0001B0B0
                                MX6QDL_PAD_EIM_D22__USB_OTG_PWR  0x000130B0  //0x000120B0
                                >;
                };

                //SD1
                pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CLK__SD1_CLK    0x0001A060
                                MX6QDL_PAD_SD1_CMD__SD1_CMD    0x0001B0B0
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0    0x0001B0B0
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1    0x0001B0B0
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2    0x0001B0B0
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3    0x0001B0B0
                                >;
                };

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
				MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			>;

		};
                //pps-gpio
                pinctrl_pps: ppsgrp {
                        fsl,pins = <
                                MX6QDL_PAD_NANDF_D4__GPIO2_IO04    0x00007080
                        >;
                };

	};

};


&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
        status = "okay";
};

&usdhc1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1>;
        non-removable;
        status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2>;
        cd-gpios = <&gpio4 0 GPIO_ACTIVE_LOW>;
        status = "okay";
};

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        non-removable;
        no-1-8-v;
        status = "okay";
};

&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        non-removable;
        status = "okay";
};

&usbh1 {
        vbus-supply = <&reg_usbh1_vbus>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usbh1>;
        status = "okay";
};

&usbotg {
        vbus-supply = <&reg_usb_otg_vbus>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usbotg>;
        status = "okay";
};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";

        rtc@6f {
                compatible = "dallas,mcp7941x";
                reg = <0x6f>;
        };

        codec: wm8962@1a {
                compatible = "wlf,wm8962";
                reg = <0x1a>;
                clocks = <&clks 201>;
                DCVDD-supply = <&reg_audio>;
                DBVDD-supply = <&reg_audio>;
                AVDD-supply = <&reg_audio>;
                CPVDD-supply = <&reg_audio>;
                MICVDD-supply = <&reg_audio>;
                PLLVDD-supply = <&reg_audio>;
                SPKVDD1-supply = <&reg_audio>;
                SPKVDD2-supply = <&reg_audio>;
                spk-mono;
       };
};

&i2c2 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
        status = "okay";

        eeprom: 24FC64F@50 {
                compatible = "at24,24c64";
                reg = <0x50>;
        };

        //for binding check http://lxr.free-electrons.com/source/Documentation/devicetree/bindings/regulator/regulator.txt
        pmic: pfuze100@08 {
                compatible = "fsl,pfuze100";
                reg = <0x08>;

                regulators {
                        sw1a_reg: sw1ab {
                                regulator-min-microvolt = <300000>;
                                regulator-max-microvolt = <1875000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <6250>;
                        };

                        sw1c_reg: sw1c {
                                regulator-min-microvolt = <300000>;
                                regulator-max-microvolt = <1875000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <6250>;
                        };
                        sw2_reg: sw2 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        sw3a_reg: sw3a {
                                regulator-min-microvolt = <400000>;
                                regulator-max-microvolt = <1975000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        sw3b_reg: sw3b {
                                regulator-min-microvolt = <400000>;
                                regulator-max-microvolt = <1975000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        sw4_reg: sw4 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                        };

                        swbst_reg: swbst {
                                regulator-min-microvolt = <5000000>;
                                regulator-max-microvolt = <5150000>;
                        };

                        snvs_reg: vsnvs {
                                regulator-min-microvolt = <1000000>;

                                regulator-max-microvolt = <3000000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vref_reg: vrefddr {
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vgen1_reg: vgen1 {
                                regulator-min-microvolt = <1550000>;
                                regulator-max-microvolt = <1550000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vgen2_reg: vgen2 {
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <1550000>;
                        };

                        vgen3_reg: vgen3 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                        };
                        vgen4_reg: vgen4 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };

                        vgen5_reg: vgen5 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };

                        vgen6_reg: vgen6 {
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-always-on;
                        };
                };
        };
};

&ssi2 {
	assigned-clocks = <&clks IMX6QDL_CLK_PLL4>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_SSI2_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_OSC>,
				 <&clks IMX6QDL_CLK_PLL4>,
				 <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <737280000>, <0>, <0>;
	status = "okay";
};
&audmux {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_audmux>;
        status = "okay";
};

&fec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet>;
        phy-mode = "rmii";
        status = "okay";
};

&can2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_can2>;
        status = "okay";
};

&snvs_poweroff {
        status = "okay";
};

&ecspi2 {
        fsl,spi-num-chipselects = <1>;
        cs-gpios = <&gpio5 29 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi2>;
        status = "okay";
        spidev@0 {
              compatible = "rohm,dh2228fv";
              spi-max-frequency = <20000000>;
              reg = <0>;
        };
};

&ecspi3 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios = <&gpio4 24 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi3>;
        status = "okay";
        spidev@1 {
              compatible = "rohm,dh2228fv";
              spi-max-frequency = <20000000>;
              reg = <1>;
        };
};

