INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/exponential_pkg_scrap.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/exponential_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/lampFPU_EXP_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_EXP_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/lampFPU_EXP_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_EXP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/lampFPU_TAY_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/lampFPU_TAY_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sources_1/imports/Exponential4_srcs/lampFPU_TAY_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Final/FINAL_PROJECT/bfloat16_exponential_test/bfloat16_exponential_test.srcs/sim_1/imports/Exponential4_srcs/exponential_tb3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb3
