
---------- Begin Simulation Statistics ----------
final_tick                                75631200702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232760                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672564                       # Number of bytes of host memory used
host_op_rate                                   254693                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   429.63                       # Real time elapsed on the host
host_tick_rate                              176039218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075631                       # Number of seconds simulated
sim_ticks                                 75631200702                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.133901                       # CPI: cycles per instruction
system.cpu.discardedOps                        459907                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4133930                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.881911                       # IPC: instructions per cycle
system.cpu.numCycles                        113390106                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       109256176                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            718                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399344                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340616                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80934                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732000                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730657                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984620                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049766                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433616                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133850                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1048                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35587831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35587831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35591151                       # number of overall hits
system.cpu.dcache.overall_hits::total        35591151                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66711                       # number of overall misses
system.cpu.dcache.overall_misses::total         66711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5360851086                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5360851086                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5360851086                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5360851086                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80387.042436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80387.042436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80359.327337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80359.327337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46425                       # number of writebacks
system.cpu.dcache.writebacks::total             46425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17385                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17385                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4184263753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4184263753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4185814528                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4185814528                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84868.339716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84868.339716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84867.088277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84867.088277                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21401172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21401172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    771167391                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    771167391                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67777.060204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67777.060204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          867                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    730688495                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    730688495                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69516.553611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69516.553611                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4589683695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4589683695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82981.082896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82981.082896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3453575258                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3453575258                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89028.027892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89028.027892                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3320                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3320                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1550775                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1550775                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005684                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005684                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81619.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81619.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.608217                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35818485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            726.217205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.608217                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         286736314                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        286736314                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405917                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098738                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762428                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27806344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27806344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27806344                       # number of overall hits
system.cpu.icache.overall_hits::total        27806344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          525                       # number of overall misses
system.cpu.icache.overall_misses::total           525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45274626                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45274626                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45274626                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45274626                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27806869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27806869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27806869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27806869                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86237.382857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86237.382857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86237.382857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86237.382857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44574276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44574276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44574276                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44574276                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84903.382857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84903.382857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84903.382857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84903.382857                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27806344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27806344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45274626                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45274626                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27806869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27806869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86237.382857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86237.382857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44574276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44574276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84903.382857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84903.382857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           518.839678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27806869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52965.464762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   518.839678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          520                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55614263                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55614263                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  75631200702                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3811                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3819                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                3811                       # number of overall hits
system.l2.overall_hits::total                    3819                       # number of overall hits
system.l2.demand_misses::.cpu.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45511                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46028                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               517                       # number of overall misses
system.l2.overall_misses::.cpu.data             45511                       # number of overall misses
system.l2.overall_misses::total                 46028                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43401023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4033721186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4077122209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43401023                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4033721186                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4077122209                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.923386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.923386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83947.820116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88631.785415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88579.173742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83947.820116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88631.785415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88579.173742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37074                       # number of writebacks
system.l2.writebacks::total                     37074                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46023                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46023                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36355081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3413036013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3449391094                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36355081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3413036013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3449391094                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.923285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.923285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70319.305609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75001.890146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74949.288269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70319.305609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75001.890146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74949.288269                       # average overall mshr miss latency
system.l2.replacements                          37857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3375951799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3375951799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87027.010698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87027.010698                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2847140611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2847140611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73395.045654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73395.045654                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43401023                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43401023                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83947.820116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83947.820116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36355081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36355081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70319.305609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70319.305609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    657769387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    657769387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.638082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.638082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97896.917250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97896.917250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    565895402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    565895402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.637607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.637607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84285.880548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84285.880548                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8007.695170                       # Cycle average of tags in use
system.l2.tags.total_refs                       97097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.108558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.504033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.484297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7976.706840                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977502                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3970                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    822921                       # Number of tag accesses
system.l2.tags.data_accesses                   822921                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000607118558                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2077                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2077                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              147986                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37074                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46023                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37074                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37074                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.142995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.023889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.164483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2076     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.836784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.820815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              254     12.23%     12.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1654     79.63%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      8.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2077                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2945472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2372736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   75630519695                       # Total gap between requests
system.mem_ctrls.avgGap                     910147.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2911104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2371008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 437491.401602526952                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 38490781.224937215447                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 31349601.460674695671                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37074                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13126492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1370191189                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1690180622436                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25389.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30110.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45589378.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2912384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2945472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2372736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2372736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37074                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37074                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       437491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     38507705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38945197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       437491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       437491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     31372449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        31372449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     31372449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       437491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     38507705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        70317646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46003                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37047                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2350                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               520761431                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1383317681                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11320.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30070.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26449                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25139                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   168.943645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.809001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   180.285248                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14422     45.84%     45.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11495     36.54%     82.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1886      5.99%     88.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1254      3.99%     92.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          973      3.09%     95.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          612      1.95%     97.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          348      1.11%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          112      0.36%     98.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          359      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2944192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2371008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.928273                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               31.349601                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       112112280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        59585295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      95849640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5969998320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18289236600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13640918880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   38330707215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.810772                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35283676597                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2525380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37822144105                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       112526400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59809200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165455220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97535700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5969998320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18733079640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13267156320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   38405560800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.800490                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34308147131                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2525380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38797673571                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7231                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37074                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7231                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5318208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5318208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46023                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           269563391                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          246904782                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10530                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1055                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       145918                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                146973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6127808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6161728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37857                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2372736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86964     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    735      0.84%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87704                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  75631200702                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          126720662                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050525                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          98696652                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
