# sap1-cpu-verilog
SAP-1 CPU and 4-bit multiplier implemented in Verilog and tested on a DE10 FPGA.
