
STM32F405_DJI_rpi_shield.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006974  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08006afc  08006afc  00016afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b68  08006b68  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08006b68  08006b68  00016b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b70  08006b70  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b70  08006b70  00016b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b74  08006b74  00016b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08006b78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000088  08006c00  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  2000062c  08006c00  0002062c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001148b  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b01  00000000  00000000  00031543  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ee0  00000000  00000000  00034048  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d98  00000000  00000000  00034f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004f4c  00000000  00000000  00035cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e1fe  00000000  00000000  0003ac0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6fa9  00000000  00000000  00048e0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010fdb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004070  00000000  00000000  0010fe30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ae4 	.word	0x08006ae4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08006ae4 	.word	0x08006ae4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b972 	b.w	8000d00 <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	4688      	mov	r8, r1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d14b      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a42:	428a      	cmp	r2, r1
 8000a44:	4615      	mov	r5, r2
 8000a46:	d967      	bls.n	8000b18 <__udivmoddi4+0xe4>
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	b14a      	cbz	r2, 8000a62 <__udivmoddi4+0x2e>
 8000a4e:	f1c2 0720 	rsb	r7, r2, #32
 8000a52:	fa01 f302 	lsl.w	r3, r1, r2
 8000a56:	fa20 f707 	lsr.w	r7, r0, r7
 8000a5a:	4095      	lsls	r5, r2
 8000a5c:	ea47 0803 	orr.w	r8, r7, r3
 8000a60:	4094      	lsls	r4, r2
 8000a62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a66:	0c23      	lsrs	r3, r4, #16
 8000a68:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a6c:	fa1f fc85 	uxth.w	ip, r5
 8000a70:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a78:	fb07 f10c 	mul.w	r1, r7, ip
 8000a7c:	4299      	cmp	r1, r3
 8000a7e:	d909      	bls.n	8000a94 <__udivmoddi4+0x60>
 8000a80:	18eb      	adds	r3, r5, r3
 8000a82:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a86:	f080 811b 	bcs.w	8000cc0 <__udivmoddi4+0x28c>
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	f240 8118 	bls.w	8000cc0 <__udivmoddi4+0x28c>
 8000a90:	3f02      	subs	r7, #2
 8000a92:	442b      	add	r3, r5
 8000a94:	1a5b      	subs	r3, r3, r1
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000aa0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aa4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aa8:	45a4      	cmp	ip, r4
 8000aaa:	d909      	bls.n	8000ac0 <__udivmoddi4+0x8c>
 8000aac:	192c      	adds	r4, r5, r4
 8000aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ab2:	f080 8107 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000ab6:	45a4      	cmp	ip, r4
 8000ab8:	f240 8104 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000abc:	3802      	subs	r0, #2
 8000abe:	442c      	add	r4, r5
 8000ac0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ac4:	eba4 040c 	sub.w	r4, r4, ip
 8000ac8:	2700      	movs	r7, #0
 8000aca:	b11e      	cbz	r6, 8000ad4 <__udivmoddi4+0xa0>
 8000acc:	40d4      	lsrs	r4, r2
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad4:	4639      	mov	r1, r7
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d909      	bls.n	8000af2 <__udivmoddi4+0xbe>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80eb 	beq.w	8000cba <__udivmoddi4+0x286>
 8000ae4:	2700      	movs	r7, #0
 8000ae6:	e9c6 0100 	strd	r0, r1, [r6]
 8000aea:	4638      	mov	r0, r7
 8000aec:	4639      	mov	r1, r7
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	fab3 f783 	clz	r7, r3
 8000af6:	2f00      	cmp	r7, #0
 8000af8:	d147      	bne.n	8000b8a <__udivmoddi4+0x156>
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d302      	bcc.n	8000b04 <__udivmoddi4+0xd0>
 8000afe:	4282      	cmp	r2, r0
 8000b00:	f200 80fa 	bhi.w	8000cf8 <__udivmoddi4+0x2c4>
 8000b04:	1a84      	subs	r4, r0, r2
 8000b06:	eb61 0303 	sbc.w	r3, r1, r3
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	4698      	mov	r8, r3
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d0e0      	beq.n	8000ad4 <__udivmoddi4+0xa0>
 8000b12:	e9c6 4800 	strd	r4, r8, [r6]
 8000b16:	e7dd      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000b18:	b902      	cbnz	r2, 8000b1c <__udivmoddi4+0xe8>
 8000b1a:	deff      	udf	#255	; 0xff
 8000b1c:	fab2 f282 	clz	r2, r2
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f040 808f 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b26:	1b49      	subs	r1, r1, r5
 8000b28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b2c:	fa1f f885 	uxth.w	r8, r5
 8000b30:	2701      	movs	r7, #1
 8000b32:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b36:	0c23      	lsrs	r3, r4, #16
 8000b38:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b40:	fb08 f10c 	mul.w	r1, r8, ip
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d907      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b48:	18eb      	adds	r3, r5, r3
 8000b4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4299      	cmp	r1, r3
 8000b52:	f200 80cd 	bhi.w	8000cf0 <__udivmoddi4+0x2bc>
 8000b56:	4684      	mov	ip, r0
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	b2a3      	uxth	r3, r4
 8000b5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b60:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b64:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b68:	fb08 f800 	mul.w	r8, r8, r0
 8000b6c:	45a0      	cmp	r8, r4
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x14c>
 8000b70:	192c      	adds	r4, r5, r4
 8000b72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x14a>
 8000b78:	45a0      	cmp	r8, r4
 8000b7a:	f200 80b6 	bhi.w	8000cea <__udivmoddi4+0x2b6>
 8000b7e:	4618      	mov	r0, r3
 8000b80:	eba4 0408 	sub.w	r4, r4, r8
 8000b84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b88:	e79f      	b.n	8000aca <__udivmoddi4+0x96>
 8000b8a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b8e:	40bb      	lsls	r3, r7
 8000b90:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b94:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b98:	fa01 f407 	lsl.w	r4, r1, r7
 8000b9c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ba0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ba4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ba8:	4325      	orrs	r5, r4
 8000baa:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bae:	0c2c      	lsrs	r4, r5, #16
 8000bb0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bb4:	fa1f fa8e 	uxth.w	sl, lr
 8000bb8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bbc:	fb09 f40a 	mul.w	r4, r9, sl
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bc6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1e 0303 	adds.w	r3, lr, r3
 8000bd0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bd4:	f080 8087 	bcs.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f240 8084 	bls.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bde:	f1a9 0902 	sub.w	r9, r9, #2
 8000be2:	4473      	add	r3, lr
 8000be4:	1b1b      	subs	r3, r3, r4
 8000be6:	b2ad      	uxth	r5, r5
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000bf4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000bf8:	45a2      	cmp	sl, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1e 0404 	adds.w	r4, lr, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	d26b      	bcs.n	8000cde <__udivmoddi4+0x2aa>
 8000c06:	45a2      	cmp	sl, r4
 8000c08:	d969      	bls.n	8000cde <__udivmoddi4+0x2aa>
 8000c0a:	3802      	subs	r0, #2
 8000c0c:	4474      	add	r4, lr
 8000c0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c12:	fba0 8902 	umull	r8, r9, r0, r2
 8000c16:	eba4 040a 	sub.w	r4, r4, sl
 8000c1a:	454c      	cmp	r4, r9
 8000c1c:	46c2      	mov	sl, r8
 8000c1e:	464b      	mov	r3, r9
 8000c20:	d354      	bcc.n	8000ccc <__udivmoddi4+0x298>
 8000c22:	d051      	beq.n	8000cc8 <__udivmoddi4+0x294>
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d069      	beq.n	8000cfc <__udivmoddi4+0x2c8>
 8000c28:	ebb1 050a 	subs.w	r5, r1, sl
 8000c2c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c30:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c34:	40fd      	lsrs	r5, r7
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	ea4c 0505 	orr.w	r5, ip, r5
 8000c3c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c40:	2700      	movs	r7, #0
 8000c42:	e747      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000c44:	f1c2 0320 	rsb	r3, r2, #32
 8000c48:	fa20 f703 	lsr.w	r7, r0, r3
 8000c4c:	4095      	lsls	r5, r2
 8000c4e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c52:	fa21 f303 	lsr.w	r3, r1, r3
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	4338      	orrs	r0, r7
 8000c5c:	0c01      	lsrs	r1, r0, #16
 8000c5e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c62:	fa1f f885 	uxth.w	r8, r5
 8000c66:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c6e:	fb07 f308 	mul.w	r3, r7, r8
 8000c72:	428b      	cmp	r3, r1
 8000c74:	fa04 f402 	lsl.w	r4, r4, r2
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x256>
 8000c7a:	1869      	adds	r1, r5, r1
 8000c7c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c80:	d22f      	bcs.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d92d      	bls.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c86:	3f02      	subs	r7, #2
 8000c88:	4429      	add	r1, r5
 8000c8a:	1acb      	subs	r3, r1, r3
 8000c8c:	b281      	uxth	r1, r0
 8000c8e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c92:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c96:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9a:	fb00 f308 	mul.w	r3, r0, r8
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x27e>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca8:	d217      	bcs.n	8000cda <__udivmoddi4+0x2a6>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d915      	bls.n	8000cda <__udivmoddi4+0x2a6>
 8000cae:	3802      	subs	r0, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cb8:	e73b      	b.n	8000b32 <__udivmoddi4+0xfe>
 8000cba:	4637      	mov	r7, r6
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	e709      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000cc0:	4607      	mov	r7, r0
 8000cc2:	e6e7      	b.n	8000a94 <__udivmoddi4+0x60>
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	e6fb      	b.n	8000ac0 <__udivmoddi4+0x8c>
 8000cc8:	4541      	cmp	r1, r8
 8000cca:	d2ab      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000ccc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cd0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cd4:	3801      	subs	r0, #1
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	e7a4      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cda:	4660      	mov	r0, ip
 8000cdc:	e7e9      	b.n	8000cb2 <__udivmoddi4+0x27e>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	e795      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce2:	4667      	mov	r7, ip
 8000ce4:	e7d1      	b.n	8000c8a <__udivmoddi4+0x256>
 8000ce6:	4681      	mov	r9, r0
 8000ce8:	e77c      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cea:	3802      	subs	r0, #2
 8000cec:	442c      	add	r4, r5
 8000cee:	e747      	b.n	8000b80 <__udivmoddi4+0x14c>
 8000cf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf4:	442b      	add	r3, r5
 8000cf6:	e72f      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	e708      	b.n	8000b0e <__udivmoddi4+0xda>
 8000cfc:	4637      	mov	r7, r6
 8000cfe:	e6e9      	b.n	8000ad4 <__udivmoddi4+0xa0>

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	ed93 7a00 	vldr	s14, [r3]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3304      	adds	r3, #4
 8000d20:	edd3 6a00 	vldr	s13, [r3]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3304      	adds	r3, #4
 8000d28:	edd3 7a00 	vldr	s15, [r3]
 8000d2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3308      	adds	r3, #8
 8000d38:	edd3 6a00 	vldr	s13, [r3]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3308      	adds	r3, #8
 8000d40:	edd3 7a00 	vldr	s15, [r3]
 8000d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	330c      	adds	r3, #12
 8000d50:	edd3 6a00 	vldr	s13, [r3]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	330c      	adds	r3, #12
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d64:	eeb0 0a67 	vmov.f32	s0, s15
 8000d68:	f000 f91e 	bl	8000fa8 <invSqrt>
 8000d6c:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	edd3 7a00 	vldr	s15, [r3]
 8000d76:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7e:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3304      	adds	r3, #4
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d92:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3308      	adds	r3, #8
 8000d9a:	edd3 7a00 	vldr	s15, [r3]
 8000d9e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da6:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	330c      	adds	r3, #12
 8000dae:	edd3 7a00 	vldr	s15, [r3]
 8000db2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dba:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8000dbe:	ed97 7a05 	vldr	s14, [r7, #20]
 8000dc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	edd7 6a06 	vldr	s13, [r7, #24]
 8000dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000dde:	ed97 7a06 	vldr	s14, [r7, #24]
 8000de2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000de6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dea:	edd7 6a05 	vldr	s13, [r7, #20]
 8000dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	edd7 6a04 	vldr	s13, [r7, #16]
 8000dfe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e0a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e1a:	eef0 0a67 	vmov.f32	s1, s15
 8000e1e:	eeb0 0a46 	vmov.f32	s0, s12
 8000e22:	f004 fee1 	bl	8005be8 <atan2f>
 8000e26:	eef0 7a40 	vmov.f32	s15, s0
 8000e2a:	4b59      	ldr	r3, [pc, #356]	; (8000f90 <Quaternion_Update+0x28c>)
 8000e2c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8000e30:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e34:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e3c:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e50:	eeb0 0a67 	vmov.f32	s0, s15
 8000e54:	f004 fe70 	bl	8005b38 <asinf>
 8000e58:	eef0 7a40 	vmov.f32	s15, s0
 8000e5c:	eef1 7a67 	vneg.f32	s15, s15
 8000e60:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <Quaternion_Update+0x290>)
 8000e62:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8000e66:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e72:	edd7 6a04 	vldr	s13, [r7, #16]
 8000e76:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e82:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000e86:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e92:	edd7 6a05 	vldr	s13, [r7, #20]
 8000e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ea2:	edd7 6a04 	vldr	s13, [r7, #16]
 8000ea6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000eaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb2:	edd7 6a03 	vldr	s13, [r7, #12]
 8000eb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000eba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ebe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec2:	eef0 0a67 	vmov.f32	s1, s15
 8000ec6:	eeb0 0a46 	vmov.f32	s0, s12
 8000eca:	f004 fe8d 	bl	8005be8 <atan2f>
 8000ece:	eef0 7a40 	vmov.f32	s15, s0
 8000ed2:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <Quaternion_Update+0x294>)
 8000ed4:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <Quaternion_Update+0x28c>)
 8000eda:	edd3 7a00 	vldr	s15, [r3]
 8000ede:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8000f9c <Quaternion_Update+0x298>
 8000ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	; (8000f90 <Quaternion_Update+0x28c>)
 8000ee8:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8000eec:	4b29      	ldr	r3, [pc, #164]	; (8000f94 <Quaternion_Update+0x290>)
 8000eee:	edd3 7a00 	vldr	s15, [r3]
 8000ef2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8000f9c <Quaternion_Update+0x298>
 8000ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000efa:	4b26      	ldr	r3, [pc, #152]	; (8000f94 <Quaternion_Update+0x290>)
 8000efc:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8000f00:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <Quaternion_Update+0x294>)
 8000f02:	edd3 7a00 	vldr	s15, [r3]
 8000f06:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000f9c <Quaternion_Update+0x298>
 8000f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f0e:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <Quaternion_Update+0x294>)
 8000f10:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8000f14:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <Quaternion_Update+0x294>)
 8000f16:	edd3 7a00 	vldr	s15, [r3]
 8000f1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f22:	db0a      	blt.n	8000f3a <Quaternion_Update+0x236>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8000f24:	4b1c      	ldr	r3, [pc, #112]	; (8000f98 <Quaternion_Update+0x294>)
 8000f26:	edd3 7a00 	vldr	s15, [r3]
 8000f2a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8000fa0 <Quaternion_Update+0x29c>
 8000f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f32:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <Quaternion_Update+0x294>)
 8000f34:	edc3 7a00 	vstr	s15, [r3]
 8000f38:	e007      	b.n	8000f4a <Quaternion_Update+0x246>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8000f3a:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <Quaternion_Update+0x294>)
 8000f3c:	edd3 7a00 	vldr	s15, [r3]
 8000f40:	eef1 7a67 	vneg.f32	s15, s15
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <Quaternion_Update+0x294>)
 8000f46:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8000f4a:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f4c:	edd3 7a00 	vldr	s15, [r3]
 8000f50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f58:	db0a      	blt.n	8000f70 <Quaternion_Update+0x26c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f5c:	edd3 7a00 	vldr	s15, [r3]
 8000f60:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000fa4 <Quaternion_Update+0x2a0>
 8000f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f6a:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8000f6e:	e00b      	b.n	8000f88 <Quaternion_Update+0x284>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000fa4 <Quaternion_Update+0x2a0>
 8000f7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7e:	eef1 7a67 	vneg.f32	s15, s15
 8000f82:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000c4 	.word	0x200000c4
 8000f94:	200000bc 	.word	0x200000bc
 8000f98:	200000c0 	.word	0x200000c0
 8000f9c:	42652ee1 	.word	0x42652ee1
 8000fa0:	43b40000 	.word	0x43b40000
 8000fa4:	43340000 	.word	0x43340000

08000fa8 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b087      	sub	sp, #28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fbe:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	105a      	asrs	r2, r3, #1
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <invSqrt+0x74>)
 8000fd4:	1a9b      	subs	r3, r3, r2
 8000fd6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000fe0:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fe4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fe8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8000ff8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ffc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001004:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	ee07 3a90 	vmov	s15, r3
}
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	5f3759df 	.word	0x5f3759df

08001020 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	601a      	str	r2, [r3, #0]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	2b01      	cmp	r3, #1
 8001052:	d101      	bne.n	8001058 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001054:	2301      	movs	r3, #1
 8001056:	e000      	b.n	800105a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 0302 	and.w	r3, r3, #2
 8001076:	2b02      	cmp	r3, #2
 8001078:	d101      	bne.n	800107e <LL_SPI_IsActiveFlag_TXE+0x18>
 800107a:	2301      	movs	r3, #1
 800107c:	e000      	b.n	8001080 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800109c:	2b80      	cmp	r3, #128	; 0x80
 800109e:	d101      	bne.n	80010a4 <LL_SPI_IsActiveFlag_BSY+0x18>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <LL_SPI_IsActiveFlag_BSY+0x1a>
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	b2db      	uxtb	r3, r3
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	330c      	adds	r3, #12
 80010dc:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	78fa      	ldrb	r2, [r7, #3]
 80010e2:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80010e4:	bf00      	nop
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <bno080_Initialization>:
volatile uint8_t bno_read_done = 0;
volatile uint8_t calc_data = 0;
volatile uint8_t vall = 0;

uint8_t bno080_Initialization(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0

	bno080_stop_IT();
 80010f4:	f000 f859 	bl	80011aa <bno080_stop_IT>
	LL_SPI_Enable(BNO_SPI_CHANNEL);
 80010f8:	4825      	ldr	r0, [pc, #148]	; (8001190 <bno080_Initialization+0xa0>)
 80010fa:	f7ff ff91 	bl	8001020 <LL_SPI_Enable>

	BNO_DESELECT;
 80010fe:	2201      	movs	r2, #1
 8001100:	2110      	movs	r1, #16
 8001102:	4824      	ldr	r0, [pc, #144]	; (8001194 <bno080_Initialization+0xa4>)
 8001104:	f002 fccc 	bl	8003aa0 <HAL_GPIO_WritePin>
	BNO_RESET;
 8001108:	2200      	movs	r2, #0
 800110a:	2120      	movs	r1, #32
 800110c:	4821      	ldr	r0, [pc, #132]	; (8001194 <bno080_Initialization+0xa4>)
 800110e:	f002 fcc7 	bl	8003aa0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001112:	20c8      	movs	r0, #200	; 0xc8
 8001114:	f001 fe1e 	bl	8002d54 <HAL_Delay>
	BNO_ENABLE;
 8001118:	2201      	movs	r2, #1
 800111a:	2120      	movs	r1, #32
 800111c:	481d      	ldr	r0, [pc, #116]	; (8001194 <bno080_Initialization+0xa4>)
 800111e:	f002 fcbf 	bl	8003aa0 <HAL_GPIO_WritePin>
	//HAL_Delay(120);
	HAL_Delay(95);
 8001122:	205f      	movs	r0, #95	; 0x5f
 8001124:	f001 fe16 	bl	8002d54 <HAL_Delay>

	//Wait for first assertion of INT before using WAK pin. Can take ~104ms
	if(waitForSPI() != 1)
 8001128:	f000 fa9a 	bl	8001660 <waitForSPI>
 800112c:	4603      	mov	r3, r0
 800112e:	2b01      	cmp	r3, #1
 8001130:	d001      	beq.n	8001136 <bno080_Initialization+0x46>
	{
		return 0;
 8001132:	2300      	movs	r3, #0
 8001134:	e029      	b.n	800118a <bno080_Initialization+0x9a>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When bno080 first boots it broadcasts big startup packet
	//Read it and dump it
	if(waitForSPI() != 1) //Wait for assertion of INT before reading advert message.
 8001136:	f000 fa93 	bl	8001660 <waitForSPI>
 800113a:	4603      	mov	r3, r0
 800113c:	2b01      	cmp	r3, #1
 800113e:	d001      	beq.n	8001144 <bno080_Initialization+0x54>
	{
		return 0;
 8001140:	2300      	movs	r3, #0
 8001142:	e022      	b.n	800118a <bno080_Initialization+0x9a>
	}
	receivePacket();
 8001144:	f000 fab6 	bl	80016b4 <receivePacket>

	//The bno080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	if(waitForSPI() != 1) //Wait for assertion of INT before reading Init response
 8001148:	f000 fa8a 	bl	8001660 <waitForSPI>
 800114c:	4603      	mov	r3, r0
 800114e:	2b01      	cmp	r3, #1
 8001150:	d001      	beq.n	8001156 <bno080_Initialization+0x66>
	{
		return 0;
 8001152:	2300      	movs	r3, #0
 8001154:	e019      	b.n	800118a <bno080_Initialization+0x9a>
	}
	receivePacket();
 8001156:	f000 faad 	bl	80016b4 <receivePacket>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <bno080_Initialization+0xa8>)
 800115c:	22f9      	movs	r2, #249	; 0xf9
 800115e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;							  //Reserved
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <bno080_Initialization+0xa8>)
 8001162:	2200      	movs	r2, #0
 8001164:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	sendPacket(CHANNEL_CONTROL, 2);
 8001166:	2102      	movs	r1, #2
 8001168:	2002      	movs	r0, #2
 800116a:	f000 fb9b 	bl	80018a4 <sendPacket>

	waitForSPI();
 800116e:	f000 fa77 	bl	8001660 <waitForSPI>
	if(receivePacket() == 1)
 8001172:	f000 fa9f 	bl	80016b4 <receivePacket>
 8001176:	4603      	mov	r3, r0
 8001178:	2b01      	cmp	r3, #1
 800117a:	d105      	bne.n	8001188 <bno080_Initialization+0x98>
	{
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <bno080_Initialization+0xa8>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2bf8      	cmp	r3, #248	; 0xf8
 8001182:	d101      	bne.n	8001188 <bno080_Initialization+0x98>
		{
			// Sensor OK
			return 1;
 8001184:	2301      	movs	r3, #1
 8001186:	e000      	b.n	800118a <bno080_Initialization+0x9a>
		}
	}

	// Something went wrong
	return 0;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40003c00 	.word	0x40003c00
 8001194:	40020400 	.word	0x40020400
 8001198:	20000118 	.word	0x20000118

0800119c <bno080_start_IT>:

/*
 * Start Reading in Interrupt Mode
 * */
void bno080_start_IT(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(BNO_IRQN);
 80011a0:	2028      	movs	r0, #40	; 0x28
 80011a2:	f001 ff12 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}

080011aa <bno080_stop_IT>:

/*
 * Stop Reading in Interrupt Mode
 * */
void bno080_stop_IT(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(BNO_IRQN);
 80011ae:	2028      	movs	r0, #40	; 0x28
 80011b0:	f001 ff19 	bl	8002fe6 <HAL_NVIC_DisableIRQ>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <bno080_qToFloat>:

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float bno080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	ed2d 8b02 	vpush	{d8}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	460a      	mov	r2, r1
 80011c6:	80fb      	strh	r3, [r7, #6]
 80011c8:	4613      	mov	r3, r2
 80011ca:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 80011cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80011d8:	797b      	ldrb	r3, [r7, #5]
 80011da:	425b      	negs	r3, r3
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e4:	eef0 0a67 	vmov.f32	s1, s15
 80011e8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80011ec:	f004 fcfe 	bl	8005bec <powf>
 80011f0:	eef0 7a40 	vmov.f32	s15, s0
 80011f4:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 80011f8:	eeb0 0a67 	vmov.f32	s0, s15
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	ecbd 8b02 	vpop	{d8}
 8001204:	bd80      	pop	{r7, pc}

08001206 <bno080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void bno080_enableRotationVector(uint16_t timeBetweenReports)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	80fb      	strh	r3, [r7, #6]
	setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8001210:	88fb      	ldrh	r3, [r7, #6]
 8001212:	2200      	movs	r2, #0
 8001214:	4619      	mov	r1, r3
 8001216:	2005      	movs	r0, #5
 8001218:	f000 f804 	bl	8001224 <setFeatureCommand>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <setFeatureCommand>:


//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001232:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <setFeatureCommand+0xa0>)
 8001234:	22fd      	movs	r2, #253	; 0xfd
 8001236:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001238:	4a22      	ldr	r2, [pc, #136]	; (80012c4 <setFeatureCommand+0xa0>)
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800123e:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <setFeatureCommand+0xa0>)
 8001240:	2200      	movs	r2, #0
 8001242:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001244:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <setFeatureCommand+0xa0>)
 8001246:	2200      	movs	r2, #0
 8001248:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 800124a:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <setFeatureCommand+0xa0>)
 800124c:	2200      	movs	r2, #0
 800124e:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <setFeatureCommand+0xa0>)
 8001256:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	0a1b      	lsrs	r3, r3, #8
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b19      	ldr	r3, [pc, #100]	; (80012c4 <setFeatureCommand+0xa0>)
 8001260:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	0c1b      	lsrs	r3, r3, #16
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <setFeatureCommand+0xa0>)
 800126a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	0e1b      	lsrs	r3, r3, #24
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <setFeatureCommand+0xa0>)
 8001274:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <setFeatureCommand+0xa0>)
 8001278:	2200      	movs	r2, #0
 800127a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <setFeatureCommand+0xa0>)
 800127e:	2200      	movs	r2, #0
 8001280:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <setFeatureCommand+0xa0>)
 8001284:	2200      	movs	r2, #0
 8001286:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <setFeatureCommand+0xa0>)
 800128a:	2200      	movs	r2, #0
 800128c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <setFeatureCommand+0xa0>)
 8001294:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	b2da      	uxtb	r2, r3
 800129c:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <setFeatureCommand+0xa0>)
 800129e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	0c1b      	lsrs	r3, r3, #16
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <setFeatureCommand+0xa0>)
 80012a8:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	0e1b      	lsrs	r3, r3, #24
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <setFeatureCommand+0xa0>)
 80012b2:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	sendPacket(CHANNEL_CONTROL, 17);
 80012b4:	2111      	movs	r1, #17
 80012b6:	2002      	movs	r0, #2
 80012b8:	f000 faf4 	bl	80018a4 <sendPacket>
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000118 	.word	0x20000118

080012c8 <parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void parseCommandReport(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <parseCommandReport+0x30>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2bf1      	cmp	r3, #241	; 0xf1
 80012d4:	d109      	bne.n	80012ea <parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <parseCommandReport+0x30>)
 80012d8:	789b      	ldrb	r3, [r3, #2]
 80012da:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	2b07      	cmp	r3, #7
 80012e0:	d103      	bne.n	80012ea <parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <parseCommandReport+0x30>)
 80012e4:	795a      	ldrb	r2, [r3, #5]
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <parseCommandReport+0x34>)
 80012e8:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000118 	.word	0x20000118
 80012fc:	2000019b 	.word	0x2000019b

08001300 <parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void parseInputReport(void)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8001306:	4b81      	ldr	r3, [pc, #516]	; (800150c <parseInputReport+0x20c>)
 8001308:	785b      	ldrb	r3, [r3, #1]
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21a      	sxth	r2, r3
 800130e:	4b7f      	ldr	r3, [pc, #508]	; (800150c <parseInputReport+0x20c>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8001318:	8a3b      	ldrh	r3, [r7, #16]
 800131a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800131e:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001320:	8a3b      	ldrh	r3, [r7, #16]
 8001322:	3b04      	subs	r3, #4
 8001324:	b29b      	uxth	r3, r3
 8001326:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8001328:	4b79      	ldr	r3, [pc, #484]	; (8001510 <parseInputReport+0x210>)
 800132a:	791b      	ldrb	r3, [r3, #4]
 800132c:	061b      	lsls	r3, r3, #24
 800132e:	4a78      	ldr	r2, [pc, #480]	; (8001510 <parseInputReport+0x210>)
 8001330:	78d2      	ldrb	r2, [r2, #3]
 8001332:	0412      	lsls	r2, r2, #16
 8001334:	4313      	orrs	r3, r2
 8001336:	4a76      	ldr	r2, [pc, #472]	; (8001510 <parseInputReport+0x210>)
 8001338:	7892      	ldrb	r2, [r2, #2]
 800133a:	0212      	lsls	r2, r2, #8
 800133c:	4313      	orrs	r3, r2
 800133e:	4a74      	ldr	r2, [pc, #464]	; (8001510 <parseInputReport+0x210>)
 8001340:	7852      	ldrb	r2, [r2, #1]
 8001342:	4313      	orrs	r3, r2
 8001344:	4a73      	ldr	r2, [pc, #460]	; (8001514 <parseInputReport+0x214>)
 8001346:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8001348:	4b71      	ldr	r3, [pc, #452]	; (8001510 <parseInputReport+0x210>)
 800134a:	79db      	ldrb	r3, [r3, #7]
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8001352:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <parseInputReport+0x210>)
 8001354:	7a9b      	ldrb	r3, [r3, #10]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	4b6d      	ldr	r3, [pc, #436]	; (8001510 <parseInputReport+0x210>)
 800135c:	7a5b      	ldrb	r3, [r3, #9]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	b21b      	sxth	r3, r3
 8001364:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8001366:	4b6a      	ldr	r3, [pc, #424]	; (8001510 <parseInputReport+0x210>)
 8001368:	7b1b      	ldrb	r3, [r3, #12]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b21a      	sxth	r2, r3
 800136e:	4b68      	ldr	r3, [pc, #416]	; (8001510 <parseInputReport+0x210>)
 8001370:	7adb      	ldrb	r3, [r3, #11]
 8001372:	b21b      	sxth	r3, r3
 8001374:	4313      	orrs	r3, r2
 8001376:	b21b      	sxth	r3, r3
 8001378:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 800137a:	4b65      	ldr	r3, [pc, #404]	; (8001510 <parseInputReport+0x210>)
 800137c:	7b9b      	ldrb	r3, [r3, #14]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b21a      	sxth	r2, r3
 8001382:	4b63      	ldr	r3, [pc, #396]	; (8001510 <parseInputReport+0x210>)
 8001384:	7b5b      	ldrb	r3, [r3, #13]
 8001386:	b21b      	sxth	r3, r3
 8001388:	4313      	orrs	r3, r2
 800138a:	b21b      	sxth	r3, r3
 800138c:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8001396:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800139a:	2b0e      	cmp	r3, #14
 800139c:	dd09      	ble.n	80013b2 <parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 800139e:	4b5c      	ldr	r3, [pc, #368]	; (8001510 <parseInputReport+0x210>)
 80013a0:	7c1b      	ldrb	r3, [r3, #16]
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	4b5a      	ldr	r3, [pc, #360]	; (8001510 <parseInputReport+0x210>)
 80013a8:	7bdb      	ldrb	r3, [r3, #15]
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 80013b2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013b6:	2b10      	cmp	r3, #16
 80013b8:	dd09      	ble.n	80013ce <parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 80013ba:	4b55      	ldr	r3, [pc, #340]	; (8001510 <parseInputReport+0x210>)
 80013bc:	7c9b      	ldrb	r3, [r3, #18]
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	4b53      	ldr	r3, [pc, #332]	; (8001510 <parseInputReport+0x210>)
 80013c4:	7c5b      	ldrb	r3, [r3, #17]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 80013ce:	4b50      	ldr	r3, [pc, #320]	; (8001510 <parseInputReport+0x210>)
 80013d0:	795b      	ldrb	r3, [r3, #5]
 80013d2:	2b05      	cmp	r3, #5
 80013d4:	d053      	beq.n	800147e <parseInputReport+0x17e>
 80013d6:	2b05      	cmp	r3, #5
 80013d8:	dc0b      	bgt.n	80013f2 <parseInputReport+0xf2>
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d033      	beq.n	8001446 <parseInputReport+0x146>
 80013de:	2b02      	cmp	r3, #2
 80013e0:	dc02      	bgt.n	80013e8 <parseInputReport+0xe8>
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d013      	beq.n	800140e <parseInputReport+0x10e>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80013e6:	e08a      	b.n	80014fe <parseInputReport+0x1fe>
	switch(shtpData[5])
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d03a      	beq.n	8001462 <parseInputReport+0x162>
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d01c      	beq.n	800142a <parseInputReport+0x12a>
}
 80013f0:	e085      	b.n	80014fe <parseInputReport+0x1fe>
	switch(shtpData[5])
 80013f2:	2b13      	cmp	r3, #19
 80013f4:	d05b      	beq.n	80014ae <parseInputReport+0x1ae>
 80013f6:	2b13      	cmp	r3, #19
 80013f8:	dc04      	bgt.n	8001404 <parseInputReport+0x104>
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d03f      	beq.n	800147e <parseInputReport+0x17e>
 80013fe:	2b11      	cmp	r3, #17
 8001400:	d051      	beq.n	80014a6 <parseInputReport+0x1a6>
}
 8001402:	e07c      	b.n	80014fe <parseInputReport+0x1fe>
	switch(shtpData[5])
 8001404:	2b1e      	cmp	r3, #30
 8001406:	d057      	beq.n	80014b8 <parseInputReport+0x1b8>
 8001408:	2bf1      	cmp	r3, #241	; 0xf1
 800140a:	d06d      	beq.n	80014e8 <parseInputReport+0x1e8>
}
 800140c:	e077      	b.n	80014fe <parseInputReport+0x1fe>
			accelAccuracy = status;
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b41      	ldr	r3, [pc, #260]	; (8001518 <parseInputReport+0x218>)
 8001414:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 8001416:	4a41      	ldr	r2, [pc, #260]	; (800151c <parseInputReport+0x21c>)
 8001418:	89bb      	ldrh	r3, [r7, #12]
 800141a:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 800141c:	4a40      	ldr	r2, [pc, #256]	; (8001520 <parseInputReport+0x220>)
 800141e:	897b      	ldrh	r3, [r7, #10]
 8001420:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8001422:	4a40      	ldr	r2, [pc, #256]	; (8001524 <parseInputReport+0x224>)
 8001424:	893b      	ldrh	r3, [r7, #8]
 8001426:	8013      	strh	r3, [r2, #0]
			break;
 8001428:	e069      	b.n	80014fe <parseInputReport+0x1fe>
			accelLinAccuracy = status;
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	b29a      	uxth	r2, r3
 800142e:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <parseInputReport+0x228>)
 8001430:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8001432:	4a3e      	ldr	r2, [pc, #248]	; (800152c <parseInputReport+0x22c>)
 8001434:	89bb      	ldrh	r3, [r7, #12]
 8001436:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001438:	4a3d      	ldr	r2, [pc, #244]	; (8001530 <parseInputReport+0x230>)
 800143a:	897b      	ldrh	r3, [r7, #10]
 800143c:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 800143e:	4a3d      	ldr	r2, [pc, #244]	; (8001534 <parseInputReport+0x234>)
 8001440:	893b      	ldrh	r3, [r7, #8]
 8001442:	8013      	strh	r3, [r2, #0]
			break;
 8001444:	e05b      	b.n	80014fe <parseInputReport+0x1fe>
			gyroAccuracy = status;
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <parseInputReport+0x238>)
 800144c:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 800144e:	4a3b      	ldr	r2, [pc, #236]	; (800153c <parseInputReport+0x23c>)
 8001450:	89bb      	ldrh	r3, [r7, #12]
 8001452:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001454:	4a3a      	ldr	r2, [pc, #232]	; (8001540 <parseInputReport+0x240>)
 8001456:	897b      	ldrh	r3, [r7, #10]
 8001458:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800145a:	4a3a      	ldr	r2, [pc, #232]	; (8001544 <parseInputReport+0x244>)
 800145c:	893b      	ldrh	r3, [r7, #8]
 800145e:	8013      	strh	r3, [r2, #0]
			break;
 8001460:	e04d      	b.n	80014fe <parseInputReport+0x1fe>
			magAccuracy = status;
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	b29a      	uxth	r2, r3
 8001466:	4b38      	ldr	r3, [pc, #224]	; (8001548 <parseInputReport+0x248>)
 8001468:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800146a:	4a38      	ldr	r2, [pc, #224]	; (800154c <parseInputReport+0x24c>)
 800146c:	89bb      	ldrh	r3, [r7, #12]
 800146e:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001470:	4a37      	ldr	r2, [pc, #220]	; (8001550 <parseInputReport+0x250>)
 8001472:	897b      	ldrh	r3, [r7, #10]
 8001474:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8001476:	4a37      	ldr	r2, [pc, #220]	; (8001554 <parseInputReport+0x254>)
 8001478:	893b      	ldrh	r3, [r7, #8]
 800147a:	8013      	strh	r3, [r2, #0]
			break;
 800147c:	e03f      	b.n	80014fe <parseInputReport+0x1fe>
			quatAccuracy = status;
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b35      	ldr	r3, [pc, #212]	; (8001558 <parseInputReport+0x258>)
 8001484:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8001486:	4a35      	ldr	r2, [pc, #212]	; (800155c <parseInputReport+0x25c>)
 8001488:	89bb      	ldrh	r3, [r7, #12]
 800148a:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 800148c:	4a34      	ldr	r2, [pc, #208]	; (8001560 <parseInputReport+0x260>)
 800148e:	897b      	ldrh	r3, [r7, #10]
 8001490:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8001492:	4a34      	ldr	r2, [pc, #208]	; (8001564 <parseInputReport+0x264>)
 8001494:	893b      	ldrh	r3, [r7, #8]
 8001496:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8001498:	4a33      	ldr	r2, [pc, #204]	; (8001568 <parseInputReport+0x268>)
 800149a:	8afb      	ldrh	r3, [r7, #22]
 800149c:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 800149e:	4a33      	ldr	r2, [pc, #204]	; (800156c <parseInputReport+0x26c>)
 80014a0:	8abb      	ldrh	r3, [r7, #20]
 80014a2:	8013      	strh	r3, [r2, #0]
			break;
 80014a4:	e02b      	b.n	80014fe <parseInputReport+0x1fe>
			stepCount = data3; //Bytes 8/9
 80014a6:	4a32      	ldr	r2, [pc, #200]	; (8001570 <parseInputReport+0x270>)
 80014a8:	893b      	ldrh	r3, [r7, #8]
 80014aa:	8013      	strh	r3, [r2, #0]
			break;
 80014ac:	e027      	b.n	80014fe <parseInputReport+0x1fe>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80014ae:	4b18      	ldr	r3, [pc, #96]	; (8001510 <parseInputReport+0x210>)
 80014b0:	7a5a      	ldrb	r2, [r3, #9]
 80014b2:	4b30      	ldr	r3, [pc, #192]	; (8001574 <parseInputReport+0x274>)
 80014b4:	701a      	strb	r2, [r3, #0]
			break;
 80014b6:	e022      	b.n	80014fe <parseInputReport+0x1fe>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <parseInputReport+0x210>)
 80014ba:	7a9a      	ldrb	r2, [r3, #10]
 80014bc:	4b2e      	ldr	r3, [pc, #184]	; (8001578 <parseInputReport+0x278>)
 80014be:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80014c0:	2300      	movs	r3, #0
 80014c2:	74fb      	strb	r3, [r7, #19]
 80014c4:	e00c      	b.n	80014e0 <parseInputReport+0x1e0>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80014c6:	7cfb      	ldrb	r3, [r7, #19]
 80014c8:	f103 020b 	add.w	r2, r3, #11
 80014cc:	4b2b      	ldr	r3, [pc, #172]	; (800157c <parseInputReport+0x27c>)
 80014ce:	6819      	ldr	r1, [r3, #0]
 80014d0:	7cfb      	ldrb	r3, [r7, #19]
 80014d2:	440b      	add	r3, r1
 80014d4:	490e      	ldr	r1, [pc, #56]	; (8001510 <parseInputReport+0x210>)
 80014d6:	5c8a      	ldrb	r2, [r1, r2]
 80014d8:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80014da:	7cfb      	ldrb	r3, [r7, #19]
 80014dc:	3301      	adds	r3, #1
 80014de:	74fb      	strb	r3, [r7, #19]
 80014e0:	7cfb      	ldrb	r3, [r7, #19]
 80014e2:	2b08      	cmp	r3, #8
 80014e4:	d9ef      	bls.n	80014c6 <parseInputReport+0x1c6>
			break;
 80014e6:	e00a      	b.n	80014fe <parseInputReport+0x1fe>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80014e8:	4b09      	ldr	r3, [pc, #36]	; (8001510 <parseInputReport+0x210>)
 80014ea:	79db      	ldrb	r3, [r3, #7]
 80014ec:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	2b07      	cmp	r3, #7
 80014f2:	d103      	bne.n	80014fc <parseInputReport+0x1fc>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <parseInputReport+0x210>)
 80014f6:	7a9a      	ldrb	r2, [r3, #10]
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <parseInputReport+0x280>)
 80014fa:	701a      	strb	r2, [r3, #0]
			break;
 80014fc:	bf00      	nop
}
 80014fe:	bf00      	nop
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	200000c8 	.word	0x200000c8
 8001510:	20000118 	.word	0x20000118
 8001514:	200000d4 	.word	0x200000d4
 8001518:	200001a0 	.word	0x200001a0
 800151c:	20000198 	.word	0x20000198
 8001520:	200001a2 	.word	0x200001a2
 8001524:	2000010a 	.word	0x2000010a
 8001528:	20000106 	.word	0x20000106
 800152c:	200000d8 	.word	0x200000d8
 8001530:	2000019c 	.word	0x2000019c
 8001534:	20000110 	.word	0x20000110
 8001538:	20000112 	.word	0x20000112
 800153c:	20000114 	.word	0x20000114
 8001540:	20000102 	.word	0x20000102
 8001544:	20000100 	.word	0x20000100
 8001548:	200000cc 	.word	0x200000cc
 800154c:	20000104 	.word	0x20000104
 8001550:	2000019e 	.word	0x2000019e
 8001554:	20000108 	.word	0x20000108
 8001558:	200000b4 	.word	0x200000b4
 800155c:	200000aa 	.word	0x200000aa
 8001560:	200000ac 	.word	0x200000ac
 8001564:	200000ae 	.word	0x200000ae
 8001568:	200000b0 	.word	0x200000b0
 800156c:	200000b2 	.word	0x200000b2
 8001570:	200001a4 	.word	0x200001a4
 8001574:	20000116 	.word	0x20000116
 8001578:	2000019a 	.word	0x2000019a
 800157c:	2000010c 	.word	0x2000010c
 8001580:	2000019b 	.word	0x2000019b

08001584 <bno080_getQuatI>:

//Return the rotation vector quaternion I
float bno080_getQuatI(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatI, rotationVector_Q1);
 8001588:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <bno080_getQuatI+0x24>)
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	b21a      	sxth	r2, r3
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <bno080_getQuatI+0x28>)
 8001590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	4610      	mov	r0, r2
 800159a:	f7ff fe0d 	bl	80011b8 <bno080_qToFloat>
 800159e:	eef0 7a40 	vmov.f32	s15, s0
}
 80015a2:	eeb0 0a67 	vmov.f32	s0, s15
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200000aa 	.word	0x200000aa
 80015ac:	20000000 	.word	0x20000000

080015b0 <bno080_getQuatJ>:

//Return the rotation vector quaternion J
float bno080_getQuatJ(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatJ, rotationVector_Q1);
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <bno080_getQuatJ+0x24>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <bno080_getQuatJ+0x28>)
 80015bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	4619      	mov	r1, r3
 80015c4:	4610      	mov	r0, r2
 80015c6:	f7ff fdf7 	bl	80011b8 <bno080_qToFloat>
 80015ca:	eef0 7a40 	vmov.f32	s15, s0
}
 80015ce:	eeb0 0a67 	vmov.f32	s0, s15
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200000ac 	.word	0x200000ac
 80015d8:	20000000 	.word	0x20000000

080015dc <bno080_getQuatK>:

//Return the rotation vector quaternion K
float bno080_getQuatK(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatK, rotationVector_Q1);
 80015e0:	4b07      	ldr	r3, [pc, #28]	; (8001600 <bno080_getQuatK+0x24>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	4b07      	ldr	r3, [pc, #28]	; (8001604 <bno080_getQuatK+0x28>)
 80015e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	4610      	mov	r0, r2
 80015f2:	f7ff fde1 	bl	80011b8 <bno080_qToFloat>
 80015f6:	eef0 7a40 	vmov.f32	s15, s0
}
 80015fa:	eeb0 0a67 	vmov.f32	s0, s15
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200000ae 	.word	0x200000ae
 8001604:	20000000 	.word	0x20000000

08001608 <bno080_getQuatReal>:

//Return the rotation vector quaternion Real
float bno080_getQuatReal(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatReal, rotationVector_Q1);
 800160c:	4b07      	ldr	r3, [pc, #28]	; (800162c <bno080_getQuatReal+0x24>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	b21a      	sxth	r2, r3
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <bno080_getQuatReal+0x28>)
 8001614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4619      	mov	r1, r3
 800161c:	4610      	mov	r0, r2
 800161e:	f7ff fdcb 	bl	80011b8 <bno080_qToFloat>
 8001622:	eef0 7a40 	vmov.f32	s15, s0
}
 8001626:	eeb0 0a67 	vmov.f32	s0, s15
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200000b0 	.word	0x200000b0
 8001630:	20000000 	.word	0x20000000

08001634 <bno080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float bno080_getQuatRadianAccuracy(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <bno080_getQuatRadianAccuracy+0x24>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	b21a      	sxth	r2, r3
 800163e:	4b07      	ldr	r3, [pc, #28]	; (800165c <bno080_getQuatRadianAccuracy+0x28>)
 8001640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	4619      	mov	r1, r3
 8001648:	4610      	mov	r0, r2
 800164a:	f7ff fdb5 	bl	80011b8 <bno080_qToFloat>
 800164e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001652:	eeb0 0a67 	vmov.f32	s0, s15
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200000b2 	.word	0x200000b2
 800165c:	20000000 	.word	0x20000000

08001660 <waitForSPI>:




uint8_t waitForSPI(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
	uint32_t tickstart = HAL_GetTick();
 8001666:	f001 fb69 	bl	8002d3c <HAL_GetTick>
 800166a:	6078      	str	r0, [r7, #4]
	while(HAL_GPIO_ReadPin(BNO_INT_PORT_F, BNO_INT_PIN_F) != GPIO_PIN_RESET){
 800166c:	e010      	b.n	8001690 <waitForSPI+0x30>
		vall += 1;
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <waitForSPI+0x4c>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	3301      	adds	r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <waitForSPI+0x4c>)
 800167a:	701a      	strb	r2, [r3, #0]
		if((HAL_GetTick() - tickstart) > 300){
 800167c:	f001 fb5e 	bl	8002d3c <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800168a:	d901      	bls.n	8001690 <waitForSPI+0x30>
			return 0;
 800168c:	2300      	movs	r3, #0
 800168e:	e008      	b.n	80016a2 <waitForSPI+0x42>
	while(HAL_GPIO_ReadPin(BNO_INT_PORT_F, BNO_INT_PIN_F) != GPIO_PIN_RESET){
 8001690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001694:	4806      	ldr	r0, [pc, #24]	; (80016b0 <waitForSPI+0x50>)
 8001696:	f002 f9eb 	bl	8003a70 <HAL_GPIO_ReadPin>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1e6      	bne.n	800166e <waitForSPI+0xe>
		}
	}

	return 1;
 80016a0:	2301      	movs	r3, #1
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200000b7 	.word	0x200000b7
 80016b0:	40020800 	.word	0x40020800

080016b4 <receivePacket>:




uint8_t receivePacket(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0

	uint8_t incoming;

	if (HAL_GPIO_ReadPin(BNO_INT_PORT_F, BNO_INT_PIN_F) == 1)
 80016ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016be:	4834      	ldr	r0, [pc, #208]	; (8001790 <receivePacket+0xdc>)
 80016c0:	f002 f9d6 	bl	8003a70 <HAL_GPIO_ReadPin>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d101      	bne.n	80016ce <receivePacket+0x1a>
	{
		return 0; //Data is not available
 80016ca:	2300      	movs	r3, #0
 80016cc:	e05b      	b.n	8001786 <receivePacket+0xd2>
	}

	BNO_SELECT;
 80016ce:	2200      	movs	r2, #0
 80016d0:	2110      	movs	r1, #16
 80016d2:	4830      	ldr	r0, [pc, #192]	; (8001794 <receivePacket+0xe0>)
 80016d4:	f002 f9e4 	bl	8003aa0 <HAL_GPIO_WritePin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = LL_SPI_SendByte(0);
 80016d8:	2000      	movs	r0, #0
 80016da:	f000 f933 	bl	8001944 <LL_SPI_SendByte>
 80016de:	4603      	mov	r3, r0
 80016e0:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = LL_SPI_SendByte(0);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 f92e 	bl	8001944 <LL_SPI_SendByte>
 80016e8:	4603      	mov	r3, r0
 80016ea:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = LL_SPI_SendByte(0);
 80016ec:	2000      	movs	r0, #0
 80016ee:	f000 f929 	bl	8001944 <LL_SPI_SendByte>
 80016f2:	4603      	mov	r3, r0
 80016f4:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = LL_SPI_SendByte(0); //Not sure if we need to store this or not
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 f924 	bl	8001944 <LL_SPI_SendByte>
 80016fc:	4603      	mov	r3, r0
 80016fe:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001700:	4a25      	ldr	r2, [pc, #148]	; (8001798 <receivePacket+0xe4>)
 8001702:	7b7b      	ldrb	r3, [r7, #13]
 8001704:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001706:	4a24      	ldr	r2, [pc, #144]	; (8001798 <receivePacket+0xe4>)
 8001708:	7b3b      	ldrb	r3, [r7, #12]
 800170a:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 800170c:	4a22      	ldr	r2, [pc, #136]	; (8001798 <receivePacket+0xe4>)
 800170e:	7afb      	ldrb	r3, [r7, #11]
 8001710:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001712:	4a21      	ldr	r2, [pc, #132]	; (8001798 <receivePacket+0xe4>)
 8001714:	7abb      	ldrb	r3, [r7, #10]
 8001716:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001718:	7b3b      	ldrb	r3, [r7, #12]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	b21a      	sxth	r2, r3
 800171e:	7b7b      	ldrb	r3, [r7, #13]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001726:	893b      	ldrh	r3, [r7, #8]
 8001728:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800172c:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800172e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <receivePacket+0x86>
	{
		//Packet is empty
		return 0; //All done
 8001736:	2300      	movs	r3, #0
 8001738:	e025      	b.n	8001786 <receivePacket+0xd2>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 800173a:	893b      	ldrh	r3, [r7, #8]
 800173c:	3b04      	subs	r3, #4
 800173e:	b29b      	uxth	r3, r3
 8001740:	813b      	strh	r3, [r7, #8]
	dataLength = 210;
 8001742:	23d2      	movs	r3, #210	; 0xd2
 8001744:	813b      	strh	r3, [r7, #8]
	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001746:	2300      	movs	r3, #0
 8001748:	81fb      	strh	r3, [r7, #14]
 800174a:	e00e      	b.n	800176a <receivePacket+0xb6>
	{
		incoming = LL_SPI_SendByte(0xFF);
 800174c:	20ff      	movs	r0, #255	; 0xff
 800174e:	f000 f8f9 	bl	8001944 <LL_SPI_SendByte>
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001756:	89fb      	ldrh	r3, [r7, #14]
 8001758:	2b7f      	cmp	r3, #127	; 0x7f
 800175a:	d803      	bhi.n	8001764 <receivePacket+0xb0>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 800175c:	89fb      	ldrh	r3, [r7, #14]
 800175e:	490f      	ldr	r1, [pc, #60]	; (800179c <receivePacket+0xe8>)
 8001760:	79fa      	ldrb	r2, [r7, #7]
 8001762:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001764:	89fb      	ldrh	r3, [r7, #14]
 8001766:	3301      	adds	r3, #1
 8001768:	81fb      	strh	r3, [r7, #14]
 800176a:	89fa      	ldrh	r2, [r7, #14]
 800176c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001770:	429a      	cmp	r2, r3
 8001772:	dbeb      	blt.n	800174c <receivePacket+0x98>
	}
	//printf("\n");

	BNO_DESELECT;
 8001774:	2201      	movs	r2, #1
 8001776:	2110      	movs	r1, #16
 8001778:	4806      	ldr	r0, [pc, #24]	; (8001794 <receivePacket+0xe0>)
 800177a:	f002 f991 	bl	8003aa0 <HAL_GPIO_WritePin>

	bno_read_done = 1;
 800177e:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <receivePacket+0xec>)
 8001780:	2201      	movs	r2, #1
 8001782:	701a      	strb	r2, [r3, #0]

	return 1;
 8001784:	2301      	movs	r3, #1
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40020800 	.word	0x40020800
 8001794:	40020400 	.word	0x40020400
 8001798:	200000c8 	.word	0x200000c8
 800179c:	20000118 	.word	0x20000118
 80017a0:	200000b6 	.word	0x200000b6

080017a4 <receivePacket_IT>:

uint8_t receivePacket_IT(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
	uint8_t incoming;

	BNO_SELECT;
 80017aa:	2200      	movs	r2, #0
 80017ac:	2110      	movs	r1, #16
 80017ae:	483a      	ldr	r0, [pc, #232]	; (8001898 <receivePacket_IT+0xf4>)
 80017b0:	f002 f976 	bl	8003aa0 <HAL_GPIO_WritePin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = LL_SPI_SendByte(0);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f000 f8c5 	bl	8001944 <LL_SPI_SendByte>
 80017ba:	4603      	mov	r3, r0
 80017bc:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = LL_SPI_SendByte(0);
 80017be:	2000      	movs	r0, #0
 80017c0:	f000 f8c0 	bl	8001944 <LL_SPI_SendByte>
 80017c4:	4603      	mov	r3, r0
 80017c6:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = LL_SPI_SendByte(0);
 80017c8:	2000      	movs	r0, #0
 80017ca:	f000 f8bb 	bl	8001944 <LL_SPI_SendByte>
 80017ce:	4603      	mov	r3, r0
 80017d0:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = LL_SPI_SendByte(0); //Not sure if we need to store this or not
 80017d2:	2000      	movs	r0, #0
 80017d4:	f000 f8b6 	bl	8001944 <LL_SPI_SendByte>
 80017d8:	4603      	mov	r3, r0
 80017da:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80017dc:	4a2f      	ldr	r2, [pc, #188]	; (800189c <receivePacket_IT+0xf8>)
 80017de:	7b7b      	ldrb	r3, [r7, #13]
 80017e0:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80017e2:	4a2e      	ldr	r2, [pc, #184]	; (800189c <receivePacket_IT+0xf8>)
 80017e4:	7b3b      	ldrb	r3, [r7, #12]
 80017e6:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 80017e8:	4a2c      	ldr	r2, [pc, #176]	; (800189c <receivePacket_IT+0xf8>)
 80017ea:	7afb      	ldrb	r3, [r7, #11]
 80017ec:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 80017ee:	4a2b      	ldr	r2, [pc, #172]	; (800189c <receivePacket_IT+0xf8>)
 80017f0:	7abb      	ldrb	r3, [r7, #10]
 80017f2:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 80017f4:	7b3b      	ldrb	r3, [r7, #12]
 80017f6:	021b      	lsls	r3, r3, #8
 80017f8:	b21a      	sxth	r2, r3
 80017fa:	7b7b      	ldrb	r3, [r7, #13]
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	4313      	orrs	r3, r2
 8001800:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001802:	893b      	ldrh	r3, [r7, #8]
 8001804:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001808:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800180a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <receivePacket_IT+0x72>
	{
		//Packet is empty
		return 0; //All done
 8001812:	2300      	movs	r3, #0
 8001814:	e03c      	b.n	8001890 <receivePacket_IT+0xec>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001816:	893b      	ldrh	r3, [r7, #8]
 8001818:	3b04      	subs	r3, #4
 800181a:	b29b      	uxth	r3, r3
 800181c:	813b      	strh	r3, [r7, #8]
	//dataLength = 210;
	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800181e:	2300      	movs	r3, #0
 8001820:	81fb      	strh	r3, [r7, #14]
 8001822:	e00e      	b.n	8001842 <receivePacket_IT+0x9e>
	{
		incoming = LL_SPI_SendByte(0xFF);
 8001824:	20ff      	movs	r0, #255	; 0xff
 8001826:	f000 f88d 	bl	8001944 <LL_SPI_SendByte>
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800182e:	89fb      	ldrh	r3, [r7, #14]
 8001830:	2b7f      	cmp	r3, #127	; 0x7f
 8001832:	d803      	bhi.n	800183c <receivePacket_IT+0x98>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001834:	89fb      	ldrh	r3, [r7, #14]
 8001836:	491a      	ldr	r1, [pc, #104]	; (80018a0 <receivePacket_IT+0xfc>)
 8001838:	79fa      	ldrb	r2, [r7, #7]
 800183a:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	3301      	adds	r3, #1
 8001840:	81fb      	strh	r3, [r7, #14]
 8001842:	89fa      	ldrh	r2, [r7, #14]
 8001844:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbeb      	blt.n	8001824 <receivePacket_IT+0x80>
	}

	BNO_DESELECT;
 800184c:	2201      	movs	r2, #1
 800184e:	2110      	movs	r1, #16
 8001850:	4811      	ldr	r0, [pc, #68]	; (8001898 <receivePacket_IT+0xf4>)
 8001852:	f002 f925 	bl	8003aa0 <HAL_GPIO_WritePin>

	//Check to see if this packet is a sensor reporting its data to us
	if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <receivePacket_IT+0xf8>)
 8001858:	789b      	ldrb	r3, [r3, #2]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d107      	bne.n	800186e <receivePacket_IT+0xca>
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <receivePacket_IT+0xfc>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2bfb      	cmp	r3, #251	; 0xfb
 8001864:	d103      	bne.n	800186e <receivePacket_IT+0xca>
	{
		parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001866:	f7ff fd4b 	bl	8001300 <parseInputReport>
		return 1;
 800186a:	2301      	movs	r3, #1
 800186c:	e010      	b.n	8001890 <receivePacket_IT+0xec>
	}
	else if (shtpHeader[2] == CHANNEL_CONTROL)
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <receivePacket_IT+0xf8>)
 8001870:	789b      	ldrb	r3, [r3, #2]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d103      	bne.n	800187e <receivePacket_IT+0xda>
	{
		parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001876:	f7ff fd27 	bl	80012c8 <parseCommandReport>
		return 1;
 800187a:	2301      	movs	r3, #1
 800187c:	e008      	b.n	8001890 <receivePacket_IT+0xec>
	}
	else if(shtpHeader[2] == CHANNEL_GYRO)
 800187e:	4b07      	ldr	r3, [pc, #28]	; (800189c <receivePacket_IT+0xf8>)
 8001880:	789b      	ldrb	r3, [r3, #2]
 8001882:	2b05      	cmp	r3, #5
 8001884:	d103      	bne.n	800188e <receivePacket_IT+0xea>
	{
		parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001886:	f7ff fd3b 	bl	8001300 <parseInputReport>
		return 1;
 800188a:	2301      	movs	r3, #1
 800188c:	e000      	b.n	8001890 <receivePacket_IT+0xec>
	}


	return 0;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40020400 	.word	0x40020400
 800189c:	200000c8 	.word	0x200000c8
 80018a0:	20000118 	.word	0x20000118

080018a4 <sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
uint8_t sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	460a      	mov	r2, r1
 80018ae:	71fb      	strb	r3, [r7, #7]
 80018b0:	4613      	mov	r3, r2
 80018b2:	71bb      	strb	r3, [r7, #6]

	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80018b4:	79bb      	ldrb	r3, [r7, #6]
 80018b6:	3304      	adds	r3, #4
 80018b8:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (waitForSPI() == 0){
 80018ba:	f7ff fed1 	bl	8001660 <waitForSPI>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <sendPacket+0x24>
		return 0; //Data is not available
 80018c4:	2300      	movs	r3, #0
 80018c6:	e032      	b.n	800192e <sendPacket+0x8a>
	}

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	BNO_SELECT;
 80018c8:	2200      	movs	r2, #0
 80018ca:	2110      	movs	r1, #16
 80018cc:	481a      	ldr	r0, [pc, #104]	; (8001938 <sendPacket+0x94>)
 80018ce:	f002 f8e7 	bl	8003aa0 <HAL_GPIO_WritePin>

	//Send the 4 byte packet header
	LL_SPI_SendByte(packetLength & 0xFF);			//Packet length LSB
 80018d2:	7bbb      	ldrb	r3, [r7, #14]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 f835 	bl	8001944 <LL_SPI_SendByte>
	LL_SPI_SendByte(packetLength >> 8);				//Packet length MSB
 80018da:	7bbb      	ldrb	r3, [r7, #14]
 80018dc:	121b      	asrs	r3, r3, #8
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f82f 	bl	8001944 <LL_SPI_SendByte>
	LL_SPI_SendByte(channelNumber);					//Channel number
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 f82b 	bl	8001944 <LL_SPI_SendByte>
	LL_SPI_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	4a12      	ldr	r2, [pc, #72]	; (800193c <sendPacket+0x98>)
 80018f2:	5cd2      	ldrb	r2, [r2, r3]
 80018f4:	1c51      	adds	r1, r2, #1
 80018f6:	b2c8      	uxtb	r0, r1
 80018f8:	4910      	ldr	r1, [pc, #64]	; (800193c <sendPacket+0x98>)
 80018fa:	54c8      	strb	r0, [r1, r3]
 80018fc:	4610      	mov	r0, r2
 80018fe:	f000 f821 	bl	8001944 <LL_SPI_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001902:	2300      	movs	r3, #0
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e008      	b.n	800191a <sendPacket+0x76>
	{
		LL_SPI_SendByte(shtpData[i]);
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	4a0d      	ldr	r2, [pc, #52]	; (8001940 <sendPacket+0x9c>)
 800190c:	5cd3      	ldrb	r3, [r2, r3]
 800190e:	4618      	mov	r0, r3
 8001910:	f000 f818 	bl	8001944 <LL_SPI_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	3301      	adds	r3, #1
 8001918:	73fb      	strb	r3, [r7, #15]
 800191a:	7bfa      	ldrb	r2, [r7, #15]
 800191c:	79bb      	ldrb	r3, [r7, #6]
 800191e:	429a      	cmp	r2, r3
 8001920:	d3f2      	bcc.n	8001908 <sendPacket+0x64>
	}

	BNO_DESELECT;
 8001922:	2201      	movs	r2, #1
 8001924:	2110      	movs	r1, #16
 8001926:	4804      	ldr	r0, [pc, #16]	; (8001938 <sendPacket+0x94>)
 8001928:	f002 f8ba 	bl	8003aa0 <HAL_GPIO_WritePin>


	return 1;
 800192c:	2301      	movs	r3, #1
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40020400 	.word	0x40020400
 800193c:	200000a4 	.word	0x200000a4
 8001940:	20000118 	.word	0x20000118

08001944 <LL_SPI_SendByte>:

/*
 * SPI Send/Receive Byte
 * */
uint8_t LL_SPI_SendByte(uint8_t data)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO_SPI_CHANNEL)==RESET);
 800194e:	bf00      	nop
 8001950:	4810      	ldr	r0, [pc, #64]	; (8001994 <LL_SPI_SendByte+0x50>)
 8001952:	f7ff fb88 	bl	8001066 <LL_SPI_IsActiveFlag_TXE>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0f9      	beq.n	8001950 <LL_SPI_SendByte+0xc>
	LL_SPI_TransmitData8(BNO_SPI_CHANNEL, data);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4619      	mov	r1, r3
 8001960:	480c      	ldr	r0, [pc, #48]	; (8001994 <LL_SPI_SendByte+0x50>)
 8001962:	f7ff fbb3 	bl	80010cc <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_BSY(BNO_SPI_CHANNEL) == SET);
 8001966:	bf00      	nop
 8001968:	480a      	ldr	r0, [pc, #40]	; (8001994 <LL_SPI_SendByte+0x50>)
 800196a:	f7ff fb8f 	bl	800108c <LL_SPI_IsActiveFlag_BSY>
 800196e:	4603      	mov	r3, r0
 8001970:	2b01      	cmp	r3, #1
 8001972:	d0f9      	beq.n	8001968 <LL_SPI_SendByte+0x24>

	while(LL_SPI_IsActiveFlag_RXNE(BNO_SPI_CHANNEL)==RESET);
 8001974:	bf00      	nop
 8001976:	4807      	ldr	r0, [pc, #28]	; (8001994 <LL_SPI_SendByte+0x50>)
 8001978:	f7ff fb62 	bl	8001040 <LL_SPI_IsActiveFlag_RXNE>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f9      	beq.n	8001976 <LL_SPI_SendByte+0x32>
	return LL_SPI_ReceiveData8(BNO_SPI_CHANNEL);
 8001982:	4804      	ldr	r0, [pc, #16]	; (8001994 <LL_SPI_SendByte+0x50>)
 8001984:	f7ff fb95 	bl	80010b2 <LL_SPI_ReceiveData8>
 8001988:	4603      	mov	r3, r0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40003c00 	.word	0x40003c00

08001998 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BNO_INT_PIN_F){
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a8:	d127      	bne.n	80019fa <HAL_GPIO_EXTI_Callback+0x62>
		receivePacket_IT();
 80019aa:	f7ff fefb 	bl	80017a4 <receivePacket_IT>
		q[0] = bno080_getQuatI();
 80019ae:	f7ff fde9 	bl	8001584 <bno080_getQuatI>
 80019b2:	eef0 7a40 	vmov.f32	s15, s0
 80019b6:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019b8:	edc3 7a00 	vstr	s15, [r3]
		q[1] = bno080_getQuatJ();
 80019bc:	f7ff fdf8 	bl	80015b0 <bno080_getQuatJ>
 80019c0:	eef0 7a40 	vmov.f32	s15, s0
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019c6:	edc3 7a01 	vstr	s15, [r3, #4]
		q[2] = bno080_getQuatK();
 80019ca:	f7ff fe07 	bl	80015dc <bno080_getQuatK>
 80019ce:	eef0 7a40 	vmov.f32	s15, s0
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019d4:	edc3 7a02 	vstr	s15, [r3, #8]
		q[3] = bno080_getQuatReal();
 80019d8:	f7ff fe16 	bl	8001608 <bno080_getQuatReal>
 80019dc:	eef0 7a40 	vmov.f32	s15, s0
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019e2:	edc3 7a03 	vstr	s15, [r3, #12]
		quatRadianAccuracy = bno080_getQuatRadianAccuracy();
 80019e6:	f7ff fe25 	bl	8001634 <bno080_getQuatRadianAccuracy>
 80019ea:	eef0 7a40 	vmov.f32	s15, s0
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x70>)
 80019f0:	edc3 7a00 	vstr	s15, [r3]
		Quaternion_Update(&q[0]);
 80019f4:	4803      	ldr	r0, [pc, #12]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019f6:	f7ff f985 	bl	8000d04 <Quaternion_Update>
	}
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000004 	.word	0x20000004
 8001a08:	200000d0 	.word	0x200000d0

08001a0c <ubx_handleGNSS>:
uint8_t *rxBufferGNSSp;  // DODANO
tGNSSrx GNSSrx;



void ubx_handleGNSS(CGNSS* handle){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b0c4      	sub	sp, #272	; 0x110
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	6018      	str	r0, [r3, #0]
	uint8_t msgbuf[MAX_GNSS];
	int32_t msgcnt;
	msgcnt = readUBXpkt (handle, msgbuf);
 8001a16:	f107 020c 	add.w	r2, r7, #12
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	f000 f83e 	bl	8001aa0 <readUBXpkt>
 8001a24:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	if(msgcnt>0)
 8001a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	dd08      	ble.n	8001a42 <ubx_handleGNSS+0x36>
	{
		EventsCommGNSS(handle, msgbuf,msgcnt);
 8001a30:	f107 010c 	add.w	r1, r7, #12
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001a3a:	6818      	ldr	r0, [r3, #0]
 8001a3c:	f000 f80f 	bl	8001a5e <EventsCommGNSS>
	}
	else if(msgcnt==-1)
	{
		initGNSSrx (handle);
	}
}
 8001a40:	e008      	b.n	8001a54 <ubx_handleGNSS+0x48>
	else if(msgcnt==-1)
 8001a42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a4a:	d103      	bne.n	8001a54 <ubx_handleGNSS+0x48>
		initGNSSrx (handle);
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	6818      	ldr	r0, [r3, #0]
 8001a50:	f000 f814 	bl	8001a7c <initGNSSrx>
}
 8001a54:	bf00      	nop
 8001a56:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <EventsCommGNSS>:

void EventsCommGNSS(CGNSS* handle, uint8_t *msgbuf, int32_t cnt)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b084      	sub	sp, #16
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
	parseUBX(handle, msgbuf,cnt);
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 f862 	bl	8001b38 <parseUBX>
}
 8001a74:	bf00      	nop
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <initGNSSrx>:

void initGNSSrx(CGNSS* handle)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GNSSrx.state = SM_UBX_BEFORE;
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <initGNSSrx+0x20>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
  GNSSrx.ctr = 0;
 8001a8a:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <initGNSSrx+0x20>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	200002a8 	.word	0x200002a8

08001aa0 <readUBXpkt>:

int readUBXpkt(CGNSS* handle, uint8_t *retbuf)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
	int i = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]

	if(GNSSrx.ctr<MAX_GNSS)
 8001aae:	4b21      	ldr	r3, [pc, #132]	; (8001b34 <readUBXpkt+0x94>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2bff      	cmp	r3, #255	; 0xff
 8001ab4:	dc2f      	bgt.n	8001b16 <readUBXpkt+0x76>
	{
	if(addUBXpktByte(handle->rx_byte,&(GNSSrx))>0)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001abc:	491d      	ldr	r1, [pc, #116]	; (8001b34 <readUBXpkt+0x94>)
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 f95c 	bl	8001d7c <addUBXpktByte>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	dd25      	ble.n	8001b16 <readUBXpkt+0x76>
	{
	  GNSSrx.state=SM_UBX_BEFORE;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <readUBXpkt+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
	  for(i=0;i<GNSSrx.ctr;i++) retbuf[i]=GNSSrx.buf[i];
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	e00b      	b.n	8001aee <readUBXpkt+0x4e>
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	4413      	add	r3, r2
 8001adc:	4915      	ldr	r1, [pc, #84]	; (8001b34 <readUBXpkt+0x94>)
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	440a      	add	r2, r1
 8001ae2:	3208      	adds	r2, #8
 8001ae4:	7812      	ldrb	r2, [r2, #0]
 8001ae6:	701a      	strb	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	3301      	adds	r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <readUBXpkt+0x94>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	dbee      	blt.n	8001ad6 <readUBXpkt+0x36>
	  GNSSrx.ctr=0;
 8001af8:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <readUBXpkt+0x94>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	605a      	str	r2, [r3, #4]
	  if(checkUBX(retbuf,i)==0)
 8001afe:	68f9      	ldr	r1, [r7, #12]
 8001b00:	6838      	ldr	r0, [r7, #0]
 8001b02:	f000 fa03 	bl	8001f0c <checkUBX>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d102      	bne.n	8001b12 <readUBXpkt+0x72>
	  {
		return (i-2);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	3b02      	subs	r3, #2
 8001b10:	e00c      	b.n	8001b2c <readUBXpkt+0x8c>
	  }
	  else
	  {
		return 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	e00a      	b.n	8001b2c <readUBXpkt+0x8c>
	  }
	}
	}
	if(GNSSrx.ctr>=MAX_GNSS)
 8001b16:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <readUBXpkt+0x94>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2bff      	cmp	r3, #255	; 0xff
 8001b1c:	dd05      	ble.n	8001b2a <readUBXpkt+0x8a>
	{
	GNSSrx.ctr=0;
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <readUBXpkt+0x94>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	605a      	str	r2, [r3, #4]
	GNSSrx.state=SM_UBX_BEFORE;
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <readUBXpkt+0x94>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200002a8 	.word	0x200002a8

08001b38 <parseUBX>:


uint8_t parseUBX(CGNSS* handle, uint8_t *buf, int cnt)
{
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b087      	sub	sp, #28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
	uint8_t ok = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	75fb      	strb	r3, [r7, #23]

	if(buf[0]==UBX_NAV)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	f040 80f5 	bne.w	8001d3c <parseUBX+0x204>
	{
		if(buf[1]==UBX_NAV_PVT && cnt>=92)
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	3301      	adds	r3, #1
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b07      	cmp	r3, #7
 8001b5a:	f040 809b 	bne.w	8001c94 <parseUBX+0x15c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b5b      	cmp	r3, #91	; 0x5b
 8001b62:	f340 8097 	ble.w	8001c94 <parseUBX+0x15c>
		{
		  handle->iTOW = bytesToLong(&(buf[4]));
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	3304      	adds	r3, #4
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f000 fa29 	bl	8001fc2 <bytesToLong>
 8001b70:	ee07 0a90 	vmov	s15, r0
 8001b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		  handle->UTCyear = bytesToShort(&(buf[8]));
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	3308      	adds	r3, #8
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 fa41 	bl	800200a <bytesToShort>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	629a      	str	r2, [r3, #40]	; 0x28
		  handle->UTCmonth = (int)buf[10];
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	330a      	adds	r3, #10
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	62da      	str	r2, [r3, #44]	; 0x2c
		  handle->UTCday = (int)buf[11];
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	330b      	adds	r3, #11
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	631a      	str	r2, [r3, #48]	; 0x30
		  handle->UTChour = (int)buf[12];
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	330c      	adds	r3, #12
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	635a      	str	r2, [r3, #52]	; 0x34
		  handle->UTCminute = (int)buf[13];
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	330d      	adds	r3, #13
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	639a      	str	r2, [r3, #56]	; 0x38
		  handle->UTCsecond = (int)buf[14];
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	330e      	adds	r3, #14
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	63da      	str	r2, [r3, #60]	; 0x3c
		  handle->fixType = (int)buf[24];
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	3318      	adds	r3, #24
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	619a      	str	r2, [r3, #24]
		  handle->hAcc = bytesToLong(&(buf[44]));
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	332c      	adds	r3, #44	; 0x2c
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 f9f0 	bl	8001fc2 <bytesToLong>
 8001be2:	ee07 0a90 	vmov	s15, r0
 8001be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	edc3 7a07 	vstr	s15, [r3, #28]
		  handle->vAcc = bytesToLong(&(buf[48]));
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	3330      	adds	r3, #48	; 0x30
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 f9e4 	bl	8001fc2 <bytesToLong>
 8001bfa:	ee07 0a90 	vmov	s15, r0
 8001bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	edc3 7a08 	vstr	s15, [r3, #32]
		  handle->pos.lon = bytesToLong(&(buf[28]))*1.0e-7;
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	331c      	adds	r3, #28
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 f9d8 	bl	8001fc2 <bytesToLong>
 8001c12:	4603      	mov	r3, r0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fc29 	bl	800046c <__aeabi_i2d>
 8001c1a:	a356      	add	r3, pc, #344	; (adr r3, 8001d74 <parseUBX+0x23c>)
 8001c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c20:	f7fe fc8e 	bl	8000540 <__aeabi_dmul>
 8001c24:	4603      	mov	r3, r0
 8001c26:	460c      	mov	r4, r1
 8001c28:	4618      	mov	r0, r3
 8001c2a:	4621      	mov	r1, r4
 8001c2c:	f7fe fe9a 	bl	8000964 <__aeabi_d2f>
 8001c30:	4602      	mov	r2, r0
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	605a      	str	r2, [r3, #4]
		  handle->pos.lat = bytesToLong(&(buf[32]))*1.0e-7;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	3320      	adds	r3, #32
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 f9c1 	bl	8001fc2 <bytesToLong>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc12 	bl	800046c <__aeabi_i2d>
 8001c48:	a34a      	add	r3, pc, #296	; (adr r3, 8001d74 <parseUBX+0x23c>)
 8001c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4e:	f7fe fc77 	bl	8000540 <__aeabi_dmul>
 8001c52:	4603      	mov	r3, r0
 8001c54:	460c      	mov	r4, r1
 8001c56:	4618      	mov	r0, r3
 8001c58:	4621      	mov	r1, r4
 8001c5a:	f7fe fe83 	bl	8000964 <__aeabi_d2f>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	601a      	str	r2, [r3, #0]
		  handle->pos.alt = bytesToLong(&(buf[36]))*1.0e-7;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	3324      	adds	r3, #36	; 0x24
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 f9aa 	bl	8001fc2 <bytesToLong>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fbfb 	bl	800046c <__aeabi_i2d>
 8001c76:	a33f      	add	r3, pc, #252	; (adr r3, 8001d74 <parseUBX+0x23c>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	f7fe fc60 	bl	8000540 <__aeabi_dmul>
 8001c80:	4603      	mov	r3, r0
 8001c82:	460c      	mov	r4, r1
 8001c84:	4618      	mov	r0, r3
 8001c86:	4621      	mov	r1, r4
 8001c88:	f7fe fe6c 	bl	8000964 <__aeabi_d2f>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	e068      	b.n	8001d66 <parseUBX+0x22e>
		}
		else if(buf[1]==UBX_NAV_RELPOSNED && cnt>=40)
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	3301      	adds	r3, #1
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b3c      	cmp	r3, #60	; 0x3c
 8001c9c:	d163      	bne.n	8001d66 <parseUBX+0x22e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b27      	cmp	r3, #39	; 0x27
 8001ca2:	dd60      	ble.n	8001d66 <parseUBX+0x22e>
		{
			handle->relPos.N = bytesToLong(&(buf[12]))+0.01f*(float)buf[24];
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	330c      	adds	r3, #12
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 f98a 	bl	8001fc2 <bytesToLong>
 8001cae:	ee07 0a90 	vmov	s15, r0
 8001cb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	3318      	adds	r3, #24
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cc4:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001d70 <parseUBX+0x238>
 8001cc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	edc3 7a03 	vstr	s15, [r3, #12]
			handle->relPos.E = bytesToLong(&(buf[16]))+0.01f*(float)buf[25];
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	3310      	adds	r3, #16
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 f971 	bl	8001fc2 <bytesToLong>
 8001ce0:	ee07 0a90 	vmov	s15, r0
 8001ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	3319      	adds	r3, #25
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cf6:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8001d70 <parseUBX+0x238>
 8001cfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	edc3 7a04 	vstr	s15, [r3, #16]
			handle->relPos.D = bytesToLong(&(buf[20]))+0.01f*(float)buf[26];
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	3314      	adds	r3, #20
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f000 f958 	bl	8001fc2 <bytesToLong>
 8001d12:	ee07 0a90 	vmov	s15, r0
 8001d16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	331a      	adds	r3, #26
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	ee07 3a90 	vmov	s15, r3
 8001d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d28:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001d70 <parseUBX+0x238>
 8001d2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edc3 7a05 	vstr	s15, [r3, #20]
 8001d3a:	e014      	b.n	8001d66 <parseUBX+0x22e>
		}
	}
	else if(buf[0]==UBX_MON)
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b0a      	cmp	r3, #10
 8001d42:	d110      	bne.n	8001d66 <parseUBX+0x22e>
	{
		if(buf[1]==UBX_MON_MSGPP && cnt>=120){
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	3301      	adds	r3, #1
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b06      	cmp	r3, #6
 8001d4c:	d10b      	bne.n	8001d66 <parseUBX+0x22e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2b77      	cmp	r3, #119	; 0x77
 8001d52:	dd08      	ble.n	8001d66 <parseUBX+0x22e>
			handle->msgs = bytesToShort(&(buf[46]));
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	332e      	adds	r3, #46	; 0x2e
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f000 f956 	bl	800200a <bytesToShort>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	461a      	mov	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
	return ok;
 8001d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	371c      	adds	r7, #28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd90      	pop	{r4, r7, pc}
 8001d70:	3c23d70a 	.word	0x3c23d70a
 8001d74:	9abcaf48 	.word	0x9abcaf48
 8001d78:	3e7ad7f2 	.word	0x3e7ad7f2

08001d7c <addUBXpktByte>:

int addUBXpktByte(uint8_t ch, tGNSSrx *pr)
{
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	6039      	str	r1, [r7, #0]
 8001d86:	71fb      	strb	r3, [r7, #7]
	switch(pr->state)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b09      	cmp	r3, #9
 8001d8e:	f200 809c 	bhi.w	8001eca <addUBXpktByte+0x14e>
 8001d92:	a201      	add	r2, pc, #4	; (adr r2, 8001d98 <addUBXpktByte+0x1c>)
 8001d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d98:	08001dc1 	.word	0x08001dc1
 8001d9c:	08001dd1 	.word	0x08001dd1
 8001da0:	08001de7 	.word	0x08001de7
 8001da4:	08001e01 	.word	0x08001e01
 8001da8:	08001e1b 	.word	0x08001e1b
 8001dac:	08001e35 	.word	0x08001e35
 8001db0:	08001e4f 	.word	0x08001e4f
 8001db4:	08001e8f 	.word	0x08001e8f
 8001db8:	08001ea9 	.word	0x08001ea9
 8001dbc:	08001ec3 	.word	0x08001ec3
		{
		case SM_UBX_BEFORE:
			if(ch==UBX_SYN_CHAR1) pr->state=SM_UBX_SYN2;     //SYNCHAR1
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2bb5      	cmp	r3, #181	; 0xb5
 8001dc4:	f040 8085 	bne.w	8001ed2 <addUBXpktByte+0x156>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	601a      	str	r2, [r3, #0]
			break;
 8001dce:	e080      	b.n	8001ed2 <addUBXpktByte+0x156>
		case SM_UBX_SYN2:
			if(ch==UBX_SYN_CHAR2) pr->state=SM_UBX_CLASS;     //SYNCHAR2
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	2b62      	cmp	r3, #98	; 0x62
 8001dd4:	d103      	bne.n	8001dde <addUBXpktByte+0x62>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	601a      	str	r2, [r3, #0]
			else pr->state=SM_UBX_BEFORE;
			break;
 8001ddc:	e07c      	b.n	8001ed8 <addUBXpktByte+0x15c>
			else pr->state=SM_UBX_BEFORE;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
			break;
 8001de4:	e078      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_CLASS:
			pr->buf[pr->ctr++]=ch;          //CLASS
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	1c59      	adds	r1, r3, #1
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	6051      	str	r1, [r2, #4]
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	79fa      	ldrb	r2, [r7, #7]
 8001df6:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_ID;
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	601a      	str	r2, [r3, #0]
			break;
 8001dfe:	e06b      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_ID:
			pr->buf[pr->ctr++]=ch;          //ID
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	1c59      	adds	r1, r3, #1
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	6051      	str	r1, [r2, #4]
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	79fa      	ldrb	r2, [r7, #7]
 8001e10:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLEN1;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	2204      	movs	r2, #4
 8001e16:	601a      	str	r2, [r3, #0]
			break;
 8001e18:	e05e      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLEN1:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD LENGTH1
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	1c59      	adds	r1, r3, #1
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	6051      	str	r1, [r2, #4]
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	4413      	add	r3, r2
 8001e28:	79fa      	ldrb	r2, [r7, #7]
 8001e2a:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLEN2;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	2205      	movs	r2, #5
 8001e30:	601a      	str	r2, [r3, #0]
			break;
 8001e32:	e051      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLEN2:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD LENGTH2
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	1c59      	adds	r1, r3, #1
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	6051      	str	r1, [r2, #4]
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	4413      	add	r3, r2
 8001e42:	79fa      	ldrb	r2, [r7, #7]
 8001e44:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLOAD;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	2206      	movs	r2, #6
 8001e4a:	601a      	str	r2, [r3, #0]
			break;
 8001e4c:	e044      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLOAD:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	1c59      	adds	r1, r3, #1
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	6051      	str	r1, [r2, #4]
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	79fa      	ldrb	r2, [r7, #7]
 8001e5e:	721a      	strb	r2, [r3, #8]
			if(pr->ctr >= (bytesToShort((uint8_t *)&(pr->buf[2])) + 4)) pr->state=SM_UBX_CHK1;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685c      	ldr	r4, [r3, #4]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	330a      	adds	r3, #10
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 f8ce 	bl	800200a <bytesToShort>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	3304      	adds	r3, #4
 8001e72:	429c      	cmp	r4, r3
 8001e74:	db03      	blt.n	8001e7e <addUBXpktByte+0x102>
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	2207      	movs	r2, #7
 8001e7a:	601a      	str	r2, [r3, #0]
			else if(pr->ctr >= (UART_BUF_SIZE-10)) pr->state=SM_UBX_ERR;
			break;
 8001e7c:	e02b      	b.n	8001ed6 <addUBXpktByte+0x15a>
			else if(pr->ctr >= (UART_BUF_SIZE-10)) pr->state=SM_UBX_ERR;
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2bf5      	cmp	r3, #245	; 0xf5
 8001e84:	dd27      	ble.n	8001ed6 <addUBXpktByte+0x15a>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2209      	movs	r2, #9
 8001e8a:	601a      	str	r2, [r3, #0]
			break;
 8001e8c:	e023      	b.n	8001ed6 <addUBXpktByte+0x15a>
		case SM_UBX_CHK1:
			pr->buf[pr->ctr++]=ch;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	1c59      	adds	r1, r3, #1
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	6051      	str	r1, [r2, #4]
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	79fa      	ldrb	r2, [r7, #7]
 8001e9e:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_CHK2;			//CHECKSUM1
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	2208      	movs	r2, #8
 8001ea4:	601a      	str	r2, [r3, #0]
			break;
 8001ea6:	e017      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_CHK2:
			pr->buf[pr->ctr++]=ch;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	1c59      	adds	r1, r3, #1
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	6051      	str	r1, [r2, #4]
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	79fa      	ldrb	r2, [r7, #7]
 8001eb8:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_END;			//CHECKSUM1
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	220a      	movs	r2, #10
 8001ebe:	601a      	str	r2, [r3, #0]
			break;
 8001ec0:	e00a      	b.n	8001ed8 <addUBXpktByte+0x15c>
		case SM_UBX_ERR:
			pr->state=SM_UBX_BEFORE;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
			break;
 8001ec8:	e006      	b.n	8001ed8 <addUBXpktByte+0x15c>
		default:
			pr->state=SM_UBX_ERR;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	2209      	movs	r2, #9
 8001ece:	601a      	str	r2, [r3, #0]
			break;
 8001ed0:	e002      	b.n	8001ed8 <addUBXpktByte+0x15c>
			break;
 8001ed2:	bf00      	nop
 8001ed4:	e000      	b.n	8001ed8 <addUBXpktByte+0x15c>
			break;
 8001ed6:	bf00      	nop
		}
		if(pr->state==SM_UBX_ERR || pr->state==SM_UBX_BEFORE)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b09      	cmp	r3, #9
 8001ede:	d003      	beq.n	8001ee8 <addUBXpktByte+0x16c>
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d102      	bne.n	8001eee <addUBXpktByte+0x172>
		{
			return(-1);
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eec:	e00a      	b.n	8001f04 <addUBXpktByte+0x188>
		}
		else if(pr->state==SM_UBX_END)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2b0a      	cmp	r3, #10
 8001ef4:	d105      	bne.n	8001f02 <addUBXpktByte+0x186>
		{
			pr->state=SM_UBX_BEFORE;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
			return(pr->ctr);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	e000      	b.n	8001f04 <addUBXpktByte+0x188>
		}
		else return(0);
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd90      	pop	{r4, r7, pc}

08001f0c <checkUBX>:

int checkUBX(uint8_t *buf, int cnt)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
	uint8_t cha=0, chb=0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	73fb      	strb	r3, [r7, #15]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73bb      	strb	r3, [r7, #14]

	crcUBX(buf,cnt-2,&cha,&chb);
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	1e99      	subs	r1, r3, #2
 8001f22:	f107 030e 	add.w	r3, r7, #14
 8001f26:	f107 020f 	add.w	r2, r7, #15
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f818 	bl	8001f60 <crcUBX>
	if((cha == buf[cnt-2]) && (chb == buf[cnt-1])) return(0);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	3b02      	subs	r3, #2
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	4413      	add	r3, r2
 8001f38:	781a      	ldrb	r2, [r3, #0]
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d109      	bne.n	8001f54 <checkUBX+0x48>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	4413      	add	r3, r2
 8001f48:	781a      	ldrb	r2, [r3, #0]
 8001f4a:	7bbb      	ldrb	r3, [r7, #14]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d101      	bne.n	8001f54 <checkUBX+0x48>
 8001f50:	2300      	movs	r3, #0
 8001f52:	e001      	b.n	8001f58 <checkUBX+0x4c>
	return(-1);
 8001f54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <crcUBX>:

void crcUBX(uint8_t *buf, int cnt, uint8_t *pcha, uint8_t *pchb)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
 8001f6c:	603b      	str	r3, [r7, #0]
	int i=0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
	*pcha=0;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]
	*pchb=0;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	701a      	strb	r2, [r3, #0]
	for(i=0 ; i<cnt ; i++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	e014      	b.n	8001fae <crcUBX+0x4e>
	{
		(*pcha) = (uint8_t)((*pcha) + buf[i]);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	781a      	ldrb	r2, [r3, #0]
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	68f9      	ldr	r1, [r7, #12]
 8001f8c:	440b      	add	r3, r1
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4413      	add	r3, r2
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	701a      	strb	r2, [r3, #0]
		(*pchb) = (uint8_t)((*pchb) + (*pcha));
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	781a      	ldrb	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	701a      	strb	r2, [r3, #0]
	for(i=0 ; i<cnt ; i++)
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	3301      	adds	r3, #1
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	dbe6      	blt.n	8001f84 <crcUBX+0x24>
	}
}
 8001fb6:	bf00      	nop
 8001fb8:	371c      	adds	r7, #28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <bytesToLong>:

int32_t bytesToLong(uint8_t *b)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b085      	sub	sp, #20
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
	int8_t i;
	mlong x;
	for(i=0 ; i<4 ; i++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	73fb      	strb	r3, [r7, #15]
 8001fce:	e011      	b.n	8001ff4 <bytesToLong+0x32>
	{
		x.b[i] = b[i];
 8001fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	441a      	add	r2, r3
 8001fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	f107 0110 	add.w	r1, r7, #16
 8001fe2:	440b      	add	r3, r1
 8001fe4:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(i=0 ; i<4 ; i++)
 8001fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	73fb      	strb	r3, [r7, #15]
 8001ff4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	dde9      	ble.n	8001fd0 <bytesToLong+0xe>
	}
	return(x.i);
 8001ffc:	68bb      	ldr	r3, [r7, #8]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <bytesToShort>:

int16_t bytesToShort(uint8_t *b)
{
 800200a:	b480      	push	{r7}
 800200c:	b085      	sub	sp, #20
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
	mshort x;
	x.b[1] = b[1];
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3301      	adds	r3, #1
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	b25b      	sxtb	r3, r3
 800201a:	737b      	strb	r3, [r7, #13]
	x.b[0] = b[0];
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b25b      	sxtb	r3, r3
 8002022:	733b      	strb	r3, [r7, #12]
	return(x.i);
 8002024:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <MX_DMA_Init+0x78>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	4a1a      	ldr	r2, [pc, #104]	; (80020ac <MX_DMA_Init+0x78>)
 8002044:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002048:	6313      	str	r3, [r2, #48]	; 0x30
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <MX_DMA_Init+0x78>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <MX_DMA_Init+0x78>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a13      	ldr	r2, [pc, #76]	; (80020ac <MX_DMA_Init+0x78>)
 8002060:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <MX_DMA_Init+0x78>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2010      	movs	r0, #16
 8002078:	f000 ff8b 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800207c:	2010      	movs	r0, #16
 800207e:	f000 ffa4 	bl	8002fca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2100      	movs	r1, #0
 8002086:	2038      	movs	r0, #56	; 0x38
 8002088:	f000 ff83 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800208c:	2038      	movs	r0, #56	; 0x38
 800208e:	f000 ff9c 	bl	8002fca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	203b      	movs	r0, #59	; 0x3b
 8002098:	f000 ff7b 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800209c:	203b      	movs	r0, #59	; 0x3b
 800209e:	f000 ff94 	bl	8002fca <HAL_NVIC_EnableIRQ>

}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40023800 	.word	0x40023800

080020b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b6f      	ldr	r3, [pc, #444]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a6e      	ldr	r2, [pc, #440]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b6c      	ldr	r3, [pc, #432]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b68      	ldr	r3, [pc, #416]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	4a67      	ldr	r2, [pc, #412]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6313      	str	r3, [r2, #48]	; 0x30
 80020f2:	4b65      	ldr	r3, [pc, #404]	; (8002288 <MX_GPIO_Init+0x1d8>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	4b61      	ldr	r3, [pc, #388]	; (8002288 <MX_GPIO_Init+0x1d8>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a60      	ldr	r2, [pc, #384]	; (8002288 <MX_GPIO_Init+0x1d8>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b5e      	ldr	r3, [pc, #376]	; (8002288 <MX_GPIO_Init+0x1d8>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
 800211e:	4b5a      	ldr	r3, [pc, #360]	; (8002288 <MX_GPIO_Init+0x1d8>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a59      	ldr	r2, [pc, #356]	; (8002288 <MX_GPIO_Init+0x1d8>)
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b57      	ldr	r3, [pc, #348]	; (8002288 <MX_GPIO_Init+0x1d8>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	607b      	str	r3, [r7, #4]
 8002134:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	f44f 4148 	mov.w	r1, #51200	; 0xc800
 800213c:	4853      	ldr	r0, [pc, #332]	; (800228c <MX_GPIO_Init+0x1dc>)
 800213e:	f001 fcaf 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RPI_INT_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002142:	2200      	movs	r2, #0
 8002144:	f44f 7150 	mov.w	r1, #832	; 0x340
 8002148:	4851      	ldr	r0, [pc, #324]	; (8002290 <MX_GPIO_Init+0x1e0>)
 800214a:	f001 fca9 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 800214e:	2201      	movs	r2, #1
 8002150:	2180      	movs	r1, #128	; 0x80
 8002152:	484f      	ldr	r0, [pc, #316]	; (8002290 <MX_GPIO_Init+0x1e0>)
 8002154:	f001 fca4 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8002158:	2201      	movs	r2, #1
 800215a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800215e:	484d      	ldr	r0, [pc, #308]	; (8002294 <MX_GPIO_Init+0x1e4>)
 8002160:	f001 fc9e 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800216a:	484a      	ldr	r0, [pc, #296]	; (8002294 <MX_GPIO_Init+0x1e4>)
 800216c:	f001 fc98 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO_CS_Pin|BNO_RST_Pin, GPIO_PIN_SET);
 8002170:	2201      	movs	r2, #1
 8002172:	2130      	movs	r1, #48	; 0x30
 8002174:	4845      	ldr	r0, [pc, #276]	; (800228c <MX_GPIO_Init+0x1dc>)
 8002176:	f001 fc93 	bl	8003aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_14;
 800217a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800217e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002180:	2301      	movs	r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	483e      	ldr	r0, [pc, #248]	; (800228c <MX_GPIO_Init+0x1dc>)
 8002194:	f001 fad2 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002198:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800219c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800219e:	2301      	movs	r3, #1
 80021a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021a2:	2302      	movs	r3, #2
 80021a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a6:	2303      	movs	r3, #3
 80021a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4836      	ldr	r0, [pc, #216]	; (800228c <MX_GPIO_Init+0x1dc>)
 80021b2:	f001 fac3 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RPI_INT_Pin;
 80021b6:	2340      	movs	r3, #64	; 0x40
 80021b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ba:	2301      	movs	r3, #1
 80021bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021be:	2302      	movs	r3, #2
 80021c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	2300      	movs	r3, #0
 80021c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RPI_INT_GPIO_Port, &GPIO_InitStruct);
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4619      	mov	r1, r3
 80021cc:	4830      	ldr	r0, [pc, #192]	; (8002290 <MX_GPIO_Init+0x1e0>)
 80021ce:	f001 fab5 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021d2:	2380      	movs	r3, #128	; 0x80
 80021d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d6:	2301      	movs	r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021de:	2302      	movs	r3, #2
 80021e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	4829      	ldr	r0, [pc, #164]	; (8002290 <MX_GPIO_Init+0x1e0>)
 80021ea:	f001 faa7 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4822      	ldr	r0, [pc, #136]	; (8002290 <MX_GPIO_Init+0x1e0>)
 8002208:	f001 fa98 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800220c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002212:	2301      	movs	r3, #1
 8002214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221a:	2303      	movs	r3, #3
 800221c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4619      	mov	r1, r3
 8002224:	481b      	ldr	r0, [pc, #108]	; (8002294 <MX_GPIO_Init+0x1e4>)
 8002226:	f001 fa89 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800222a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800222e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002230:	2301      	movs	r3, #1
 8002232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002238:	2300      	movs	r3, #0
 800223a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	4814      	ldr	r0, [pc, #80]	; (8002294 <MX_GPIO_Init+0x1e4>)
 8002244:	f001 fa7a 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002248:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800224c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800224e:	4b12      	ldr	r3, [pc, #72]	; (8002298 <MX_GPIO_Init+0x1e8>)
 8002250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	480c      	ldr	r0, [pc, #48]	; (8002290 <MX_GPIO_Init+0x1e0>)
 800225e:	f001 fa6d 	bl	800373c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BNO_CS_Pin|BNO_RST_Pin;
 8002262:	2330      	movs	r3, #48	; 0x30
 8002264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002266:	2301      	movs	r3, #1
 8002268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226e:	2303      	movs	r3, #3
 8002270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4804      	ldr	r0, [pc, #16]	; (800228c <MX_GPIO_Init+0x1dc>)
 800227a:	f001 fa5f 	bl	800373c <HAL_GPIO_Init>

}
 800227e:	bf00      	nop
 8002280:	3728      	adds	r7, #40	; 0x28
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800
 800228c:	40020400 	.word	0x40020400
 8002290:	40020800 	.word	0x40020800
 8002294:	40020000 	.word	0x40020000
 8002298:	10110000 	.word	0x10110000

0800229c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80022a0:	4b12      	ldr	r3, [pc, #72]	; (80022ec <MX_I2C1_Init+0x50>)
 80022a2:	4a13      	ldr	r2, [pc, #76]	; (80022f0 <MX_I2C1_Init+0x54>)
 80022a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80022a6:	4b11      	ldr	r3, [pc, #68]	; (80022ec <MX_I2C1_Init+0x50>)
 80022a8:	4a12      	ldr	r2, [pc, #72]	; (80022f4 <MX_I2C1_Init+0x58>)
 80022aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022ac:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <MX_I2C1_Init+0x50>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80022b2:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <MX_I2C1_Init+0x50>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <MX_I2C1_Init+0x50>)
 80022ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022c0:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <MX_I2C1_Init+0x50>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <MX_I2C1_Init+0x50>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022cc:	4b07      	ldr	r3, [pc, #28]	; (80022ec <MX_I2C1_Init+0x50>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022d2:	4b06      	ldr	r3, [pc, #24]	; (80022ec <MX_I2C1_Init+0x50>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022d8:	4804      	ldr	r0, [pc, #16]	; (80022ec <MX_I2C1_Init+0x50>)
 80022da:	f001 fc13 	bl	8003b04 <HAL_I2C_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80022e4:	f000 f946 	bl	8002574 <Error_Handler>
  }

}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	200003b4 	.word	0x200003b4
 80022f0:	40005400 	.word	0x40005400
 80022f4:	000186a0 	.word	0x000186a0

080022f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	; 0x28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a19      	ldr	r2, [pc, #100]	; (800237c <HAL_I2C_MspInit+0x84>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d12b      	bne.n	8002372 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	4b18      	ldr	r3, [pc, #96]	; (8002380 <HAL_I2C_MspInit+0x88>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a17      	ldr	r2, [pc, #92]	; (8002380 <HAL_I2C_MspInit+0x88>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b15      	ldr	r3, [pc, #84]	; (8002380 <HAL_I2C_MspInit+0x88>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002336:	23c0      	movs	r3, #192	; 0xc0
 8002338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800233a:	2312      	movs	r3, #18
 800233c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800233e:	2301      	movs	r3, #1
 8002340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002342:	2303      	movs	r3, #3
 8002344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002346:	2304      	movs	r3, #4
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234a:	f107 0314 	add.w	r3, r7, #20
 800234e:	4619      	mov	r1, r3
 8002350:	480c      	ldr	r0, [pc, #48]	; (8002384 <HAL_I2C_MspInit+0x8c>)
 8002352:	f001 f9f3 	bl	800373c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_I2C_MspInit+0x88>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	4a08      	ldr	r2, [pc, #32]	; (8002380 <HAL_I2C_MspInit+0x88>)
 8002360:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002364:	6413      	str	r3, [r2, #64]	; 0x40
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_I2C_MspInit+0x88>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002372:	bf00      	nop
 8002374:	3728      	adds	r7, #40	; 0x28
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40005400 	.word	0x40005400
 8002380:	40023800 	.word	0x40023800
 8002384:	40020400 	.word	0x40020400

08002388 <HAL_SPI_TxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback (SPI_HandleTypeDef *hspi){
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart);
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023a0:	f000 fc66 	bl	8002c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023a4:	f000 f85c 	bl	8002460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023a8:	f7ff fe82 	bl	80020b0 <MX_GPIO_Init>
  MX_DMA_Init();
 80023ac:	f7ff fe42 	bl	8002034 <MX_DMA_Init>
  MX_SPI3_Init();
 80023b0:	f000 f9c6 	bl	8002740 <MX_SPI3_Init>
  MX_I2C1_Init();
 80023b4:	f7ff ff72 	bl	800229c <MX_I2C1_Init>
  MX_SPI2_Init();
 80023b8:	f000 f958 	bl	800266c <MX_SPI2_Init>
  MX_SPI1_Init();
 80023bc:	f000 f924 	bl	8002608 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80023c0:	f000 fb88 	bl	8002ad4 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80023c4:	f000 f8b6 	bl	8002534 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  bno080_Initialization();  // READ sensor in external interrupt  - void EXTI9_5_IRQHandler(void)
 80023c8:	f7fe fe92 	bl	80010f0 <bno080_Initialization>
  bno080_enableRotationVector(19000); //enable rotation vector at 200Hz
 80023cc:	f644 2038 	movw	r0, #19000	; 0x4a38
 80023d0:	f7fe ff19 	bl	8001206 <bno080_enableRotationVector>
  HAL_Delay(20);
 80023d4:	2014      	movs	r0, #20
 80023d6:	f000 fcbd 	bl	8002d54 <HAL_Delay>
  bno080_start_IT();
 80023da:	f7fe fedf 	bl	800119c <bno080_start_IT>

  // RTK
  //sensorRTK = copy_struct(); // Tukaj se nahajajo vsi podatki
  HAL_UART_Receive_DMA(&huart2, &spi_data.gnss_sensor.rx_byte, 1);
 80023de:	2201      	movs	r2, #1
 80023e0:	4919      	ldr	r1, [pc, #100]	; (8002448 <main+0xac>)
 80023e2:	481a      	ldr	r0, [pc, #104]	; (800244c <main+0xb0>)
 80023e4:	f002 fcb8 	bl	8004d58 <HAL_UART_Receive_DMA>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 //TrOne_ReadDist(&sens[0]);

	 HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_data, sizeof(spi_data));
 80023e8:	2258      	movs	r2, #88	; 0x58
 80023ea:	4919      	ldr	r1, [pc, #100]	; (8002450 <main+0xb4>)
 80023ec:	4819      	ldr	r0, [pc, #100]	; (8002454 <main+0xb8>)
 80023ee:	f002 f961 	bl	80046b4 <HAL_SPI_Transmit_DMA>
	 HAL_GPIO_WritePin (RPI_INT_GPIO_Port, RPI_INT_Pin, 1);
 80023f2:	2201      	movs	r2, #1
 80023f4:	2140      	movs	r1, #64	; 0x40
 80023f6:	4818      	ldr	r0, [pc, #96]	; (8002458 <main+0xbc>)
 80023f8:	f001 fb52 	bl	8003aa0 <HAL_GPIO_WritePin>
	 HAL_Delay(50);
 80023fc:	2032      	movs	r0, #50	; 0x32
 80023fe:	f000 fca9 	bl	8002d54 <HAL_Delay>

	 HAL_GPIO_WritePin (RPI_INT_GPIO_Port, RPI_INT_Pin, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2140      	movs	r1, #64	; 0x40
 8002406:	4814      	ldr	r0, [pc, #80]	; (8002458 <main+0xbc>)
 8002408:	f001 fb4a 	bl	8003aa0 <HAL_GPIO_WritePin>
	 HAL_Delay(50);
 800240c:	2032      	movs	r0, #50	; 0x32
 800240e:	f000 fca1 	bl	8002d54 <HAL_Delay>

	 pin_state = HAL_GPIO_ReadPin (RPI_INT_GPIO_Port, RPI_INT_Pin);
 8002412:	2140      	movs	r1, #64	; 0x40
 8002414:	4810      	ldr	r0, [pc, #64]	; (8002458 <main+0xbc>)
 8002416:	f001 fb2b 	bl	8003a70 <HAL_GPIO_ReadPin>
 800241a:	4603      	mov	r3, r0
 800241c:	461a      	mov	r2, r3
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <main+0xc0>)
 8002420:	701a      	strb	r2, [r3, #0]

	 spi_data.bno_sens += 3;
 8002422:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <main+0xb4>)
 8002424:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002428:	b29b      	uxth	r3, r3
 800242a:	3303      	adds	r3, #3
 800242c:	b29b      	uxth	r3, r3
 800242e:	b21a      	sxth	r2, r3
 8002430:	4b07      	ldr	r3, [pc, #28]	; (8002450 <main+0xb4>)
 8002432:	811a      	strh	r2, [r3, #8]
	 if (spi_data.bno_sens > 50) {spi_data.bno_sens = -50;}
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <main+0xb4>)
 8002436:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800243a:	2b32      	cmp	r3, #50	; 0x32
 800243c:	ddd4      	ble.n	80023e8 <main+0x4c>
 800243e:	4b04      	ldr	r3, [pc, #16]	; (8002450 <main+0xb4>)
 8002440:	f64f 72ce 	movw	r2, #65486	; 0xffce
 8002444:	811a      	strh	r2, [r3, #8]
	 HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_data, sizeof(spi_data));
 8002446:	e7cf      	b.n	80023e8 <main+0x4c>
 8002448:	2000045c 	.word	0x2000045c
 800244c:	200005e8 	.word	0x200005e8
 8002450:	20000408 	.word	0x20000408
 8002454:	20000470 	.word	0x20000470
 8002458:	40020800 	.word	0x40020800
 800245c:	200000b8 	.word	0x200000b8

08002460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b094      	sub	sp, #80	; 0x50
 8002464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002466:	f107 0320 	add.w	r3, r7, #32
 800246a:	2230      	movs	r2, #48	; 0x30
 800246c:	2100      	movs	r1, #0
 800246e:	4618      	mov	r0, r3
 8002470:	f003 fb5a 	bl	8005b28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002484:	2300      	movs	r3, #0
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	4b28      	ldr	r3, [pc, #160]	; (800252c <SystemClock_Config+0xcc>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	4a27      	ldr	r2, [pc, #156]	; (800252c <SystemClock_Config+0xcc>)
 800248e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002492:	6413      	str	r3, [r2, #64]	; 0x40
 8002494:	4b25      	ldr	r3, [pc, #148]	; (800252c <SystemClock_Config+0xcc>)
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a0:	2300      	movs	r3, #0
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	4b22      	ldr	r3, [pc, #136]	; (8002530 <SystemClock_Config+0xd0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a21      	ldr	r2, [pc, #132]	; (8002530 <SystemClock_Config+0xd0>)
 80024aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <SystemClock_Config+0xd0>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024bc:	2301      	movs	r3, #1
 80024be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024c6:	2302      	movs	r3, #2
 80024c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80024d0:	2306      	movs	r3, #6
 80024d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80024d4:	23a8      	movs	r3, #168	; 0xa8
 80024d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024d8:	2302      	movs	r3, #2
 80024da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024dc:	2304      	movs	r3, #4
 80024de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e0:	f107 0320 	add.w	r3, r7, #32
 80024e4:	4618      	mov	r0, r3
 80024e6:	f001 fc45 	bl	8003d74 <HAL_RCC_OscConfig>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024f0:	f000 f840 	bl	8002574 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024f4:	230f      	movs	r3, #15
 80024f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024f8:	2302      	movs	r3, #2
 80024fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002500:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002504:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800250a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800250c:	f107 030c 	add.w	r3, r7, #12
 8002510:	2105      	movs	r1, #5
 8002512:	4618      	mov	r0, r3
 8002514:	f001 fe9e 	bl	8004254 <HAL_RCC_ClockConfig>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800251e:	f000 f829 	bl	8002574 <Error_Handler>
  }
}
 8002522:	bf00      	nop
 8002524:	3750      	adds	r7, #80	; 0x50
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023800 	.word	0x40023800
 8002530:	40007000 	.word	0x40007000

08002534 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002538:	2200      	movs	r2, #0
 800253a:	2100      	movs	r1, #0
 800253c:	2028      	movs	r0, #40	; 0x28
 800253e:	f000 fd28 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002542:	2028      	movs	r0, #40	; 0x28
 8002544:	f000 fd41 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)		//GNSS
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a05      	ldr	r2, [pc, #20]	; (800256c <HAL_UART_RxCpltCallback+0x20>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d102      	bne.n	8002562 <HAL_UART_RxCpltCallback+0x16>
	{
		ubx_handleGNSS(&spi_data.gnss_sensor);
 800255c:	4804      	ldr	r0, [pc, #16]	; (8002570 <HAL_UART_RxCpltCallback+0x24>)
 800255e:	f7ff fa55 	bl	8001a0c <ubx_handleGNSS>
	}
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	200005e8 	.word	0x200005e8
 8002570:	20000414 	.word	0x20000414

08002574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <LL_SPI_SetStandard>:
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f023 0210 	bic.w	r2, r3, #16
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	431a      	orrs	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	605a      	str	r2, [r3, #4]
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80025b0:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80025b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025b4:	4907      	ldr	r1, [pc, #28]	; (80025d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80025be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4013      	ands	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025c6:	68fb      	ldr	r3, [r7, #12]
}
 80025c8:	bf00      	nop
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	40023800 	.word	0x40023800

080025d8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80025e0:	4b08      	ldr	r3, [pc, #32]	; (8002604 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025e4:	4907      	ldr	r1, [pc, #28]	; (8002604 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80025ec:	4b05      	ldr	r3, [pc, #20]	; (8002604 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4013      	ands	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025f6:	68fb      	ldr	r3, [r7, #12]
}
 80025f8:	bf00      	nop
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	40023800 	.word	0x40023800

08002608 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800260c:	4b15      	ldr	r3, [pc, #84]	; (8002664 <MX_SPI1_Init+0x5c>)
 800260e:	4a16      	ldr	r2, [pc, #88]	; (8002668 <MX_SPI1_Init+0x60>)
 8002610:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8002612:	4b14      	ldr	r3, [pc, #80]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002614:	2200      	movs	r2, #0
 8002616:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <MX_SPI1_Init+0x5c>)
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800261e:	4b11      	ldr	r3, [pc, #68]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002620:	2200      	movs	r2, #0
 8002622:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002624:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002626:	2200      	movs	r2, #0
 8002628:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <MX_SPI1_Init+0x5c>)
 800262c:	2200      	movs	r2, #0
 800262e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002632:	2200      	movs	r2, #0
 8002634:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002636:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002638:	2200      	movs	r2, #0
 800263a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_SPI1_Init+0x5c>)
 800263e:	2200      	movs	r2, #0
 8002640:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002644:	2200      	movs	r2, #0
 8002646:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <MX_SPI1_Init+0x5c>)
 800264a:	220a      	movs	r2, #10
 800264c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800264e:	4805      	ldr	r0, [pc, #20]	; (8002664 <MX_SPI1_Init+0x5c>)
 8002650:	f001 ffcc 	bl	80045ec <HAL_SPI_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 800265a:	f7ff ff8b 	bl	8002574 <Error_Handler>
  }

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000470 	.word	0x20000470
 8002668:	40013000 	.word	0x40013000

0800266c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b090      	sub	sp, #64	; 0x40
 8002670:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002672:	f107 0318 	add.w	r3, r7, #24
 8002676:	2228      	movs	r2, #40	; 0x28
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f003 fa54 	bl	8005b28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002680:	463b      	mov	r3, r7
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	605a      	str	r2, [r3, #4]
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	60da      	str	r2, [r3, #12]
 800268c:	611a      	str	r2, [r3, #16]
 800268e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002690:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002694:	f7ff ffa0 	bl	80025d8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002698:	2004      	movs	r0, #4
 800269a:	f7ff ff85 	bl	80025a8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800269e:	2002      	movs	r0, #2
 80026a0:	f7ff ff82 	bl	80025a8 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC2   ------> SPI2_MISO
  PC3   ------> SPI2_MOSI
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80026a4:	230c      	movs	r3, #12
 80026a6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80026a8:	2302      	movs	r3, #2
 80026aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026ac:	2303      	movs	r3, #3
 80026ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026b4:	2300      	movs	r3, #0
 80026b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80026b8:	2305      	movs	r3, #5
 80026ba:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026bc:	463b      	mov	r3, r7
 80026be:	4619      	mov	r1, r3
 80026c0:	481c      	ldr	r0, [pc, #112]	; (8002734 <MX_SPI2_Init+0xc8>)
 80026c2:	f003 f91e 	bl	8005902 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80026c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80026cc:	2302      	movs	r3, #2
 80026ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026d0:	2303      	movs	r3, #3
 80026d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80026dc:	2305      	movs	r3, #5
 80026de:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e0:	463b      	mov	r3, r7
 80026e2:	4619      	mov	r1, r3
 80026e4:	4814      	ldr	r0, [pc, #80]	; (8002738 <MX_SPI2_Init+0xcc>)
 80026e6:	f003 f90c 	bl	8005902 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80026ee:	f44f 7382 	mov.w	r3, #260	; 0x104
 80026f2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80026f4:	2300      	movs	r3, #0
 80026f6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80026f8:	2302      	movs	r3, #2
 80026fa:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80026fc:	2301      	movs	r3, #1
 80026fe:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002700:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002706:	2318      	movs	r3, #24
 8002708:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800270a:	2300      	movs	r3, #0
 800270c:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800270e:	2300      	movs	r3, #0
 8002710:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002712:	230a      	movs	r3, #10
 8002714:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002716:	f107 0318 	add.w	r3, r7, #24
 800271a:	4619      	mov	r1, r3
 800271c:	4807      	ldr	r0, [pc, #28]	; (800273c <MX_SPI2_Init+0xd0>)
 800271e:	f003 f986 	bl	8005a2e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002722:	2100      	movs	r1, #0
 8002724:	4805      	ldr	r0, [pc, #20]	; (800273c <MX_SPI2_Init+0xd0>)
 8002726:	f7ff ff2c 	bl	8002582 <LL_SPI_SetStandard>

}
 800272a:	bf00      	nop
 800272c:	3740      	adds	r7, #64	; 0x40
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40020800 	.word	0x40020800
 8002738:	40020400 	.word	0x40020400
 800273c:	40003800 	.word	0x40003800

08002740 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b090      	sub	sp, #64	; 0x40
 8002744:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002746:	f107 0318 	add.w	r3, r7, #24
 800274a:	2228      	movs	r2, #40	; 0x28
 800274c:	2100      	movs	r1, #0
 800274e:	4618      	mov	r0, r3
 8002750:	f003 f9ea 	bl	8005b28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	463b      	mov	r3, r7
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
 800275c:	609a      	str	r2, [r3, #8]
 800275e:	60da      	str	r2, [r3, #12]
 8002760:	611a      	str	r2, [r3, #16]
 8002762:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002764:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002768:	f7ff ff36 	bl	80025d8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800276c:	2004      	movs	r0, #4
 800276e:	f7ff ff1b 	bl	80025a8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002772:	2002      	movs	r0, #2
 8002774:	f7ff ff18 	bl	80025a8 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  PB3   ------> SPI3_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002778:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800277c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800277e:	2302      	movs	r3, #2
 8002780:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800278e:	2306      	movs	r3, #6
 8002790:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002792:	463b      	mov	r3, r7
 8002794:	4619      	mov	r1, r3
 8002796:	481c      	ldr	r0, [pc, #112]	; (8002808 <MX_SPI3_Init+0xc8>)
 8002798:	f003 f8b3 	bl	8005902 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800279c:	2308      	movs	r3, #8
 800279e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027a0:	2302      	movs	r3, #2
 80027a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80027a4:	2303      	movs	r3, #3
 80027a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027ac:	2300      	movs	r3, #0
 80027ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80027b0:	2306      	movs	r3, #6
 80027b2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b4:	463b      	mov	r3, r7
 80027b6:	4619      	mov	r1, r3
 80027b8:	4814      	ldr	r0, [pc, #80]	; (800280c <MX_SPI3_Init+0xcc>)
 80027ba:	f003 f8a2 	bl	8005902 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80027c2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027c6:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80027c8:	2300      	movs	r3, #0
 80027ca:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80027cc:	2302      	movs	r3, #2
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80027d0:	2301      	movs	r3, #1
 80027d2:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80027d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80027da:	2318      	movs	r3, #24
 80027dc:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80027de:	2300      	movs	r3, #0
 80027e0:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 80027e6:	230a      	movs	r3, #10
 80027e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80027ea:	f107 0318 	add.w	r3, r7, #24
 80027ee:	4619      	mov	r1, r3
 80027f0:	4807      	ldr	r0, [pc, #28]	; (8002810 <MX_SPI3_Init+0xd0>)
 80027f2:	f003 f91c 	bl	8005a2e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 80027f6:	2100      	movs	r1, #0
 80027f8:	4805      	ldr	r0, [pc, #20]	; (8002810 <MX_SPI3_Init+0xd0>)
 80027fa:	f7ff fec2 	bl	8002582 <LL_SPI_SetStandard>

}
 80027fe:	bf00      	nop
 8002800:	3740      	adds	r7, #64	; 0x40
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40020800 	.word	0x40020800
 800280c:	40020400 	.word	0x40020400
 8002810:	40003c00 	.word	0x40003c00

08002814 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	; 0x28
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281c:	f107 0314 	add.w	r3, r7, #20
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a53      	ldr	r2, [pc, #332]	; (8002980 <HAL_SPI_MspInit+0x16c>)
 8002832:	4293      	cmp	r3, r2
 8002834:	f040 80a0 	bne.w	8002978 <HAL_SPI_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002838:	2300      	movs	r3, #0
 800283a:	613b      	str	r3, [r7, #16]
 800283c:	4b51      	ldr	r3, [pc, #324]	; (8002984 <HAL_SPI_MspInit+0x170>)
 800283e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002840:	4a50      	ldr	r2, [pc, #320]	; (8002984 <HAL_SPI_MspInit+0x170>)
 8002842:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002846:	6453      	str	r3, [r2, #68]	; 0x44
 8002848:	4b4e      	ldr	r3, [pc, #312]	; (8002984 <HAL_SPI_MspInit+0x170>)
 800284a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	4b4a      	ldr	r3, [pc, #296]	; (8002984 <HAL_SPI_MspInit+0x170>)
 800285a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285c:	4a49      	ldr	r2, [pc, #292]	; (8002984 <HAL_SPI_MspInit+0x170>)
 800285e:	f043 0301 	orr.w	r3, r3, #1
 8002862:	6313      	str	r3, [r2, #48]	; 0x30
 8002864:	4b47      	ldr	r3, [pc, #284]	; (8002984 <HAL_SPI_MspInit+0x170>)
 8002866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002870:	2310      	movs	r3, #16
 8002872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002874:	2302      	movs	r3, #2
 8002876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002878:	2301      	movs	r3, #1
 800287a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800287c:	2303      	movs	r3, #3
 800287e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002880:	2305      	movs	r3, #5
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002884:	f107 0314 	add.w	r3, r7, #20
 8002888:	4619      	mov	r1, r3
 800288a:	483f      	ldr	r0, [pc, #252]	; (8002988 <HAL_SPI_MspInit+0x174>)
 800288c:	f000 ff56 	bl	800373c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002890:	23e0      	movs	r3, #224	; 0xe0
 8002892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002894:	2302      	movs	r3, #2
 8002896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002898:	2302      	movs	r3, #2
 800289a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289c:	2303      	movs	r3, #3
 800289e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028a0:	2305      	movs	r3, #5
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a4:	f107 0314 	add.w	r3, r7, #20
 80028a8:	4619      	mov	r1, r3
 80028aa:	4837      	ldr	r0, [pc, #220]	; (8002988 <HAL_SPI_MspInit+0x174>)
 80028ac:	f000 ff46 	bl	800373c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80028b0:	4b36      	ldr	r3, [pc, #216]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028b2:	4a37      	ldr	r2, [pc, #220]	; (8002990 <HAL_SPI_MspInit+0x17c>)
 80028b4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80028b6:	4b35      	ldr	r3, [pc, #212]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028b8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80028bc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028be:	4b33      	ldr	r3, [pc, #204]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028c4:	4b31      	ldr	r3, [pc, #196]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028ca:	4b30      	ldr	r3, [pc, #192]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028d0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028d2:	4b2e      	ldr	r3, [pc, #184]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028d8:	4b2c      	ldr	r3, [pc, #176]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028da:	2200      	movs	r2, #0
 80028dc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028e4:	4b29      	ldr	r3, [pc, #164]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80028f0:	4826      	ldr	r0, [pc, #152]	; (800298c <HAL_SPI_MspInit+0x178>)
 80028f2:	f000 fb93 	bl	800301c <HAL_DMA_Init>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_SPI_MspInit+0xec>
    {
      Error_Handler();
 80028fc:	f7ff fe3a 	bl	8002574 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a22      	ldr	r2, [pc, #136]	; (800298c <HAL_SPI_MspInit+0x178>)
 8002904:	64da      	str	r2, [r3, #76]	; 0x4c
 8002906:	4a21      	ldr	r2, [pc, #132]	; (800298c <HAL_SPI_MspInit+0x178>)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800290c:	4b21      	ldr	r3, [pc, #132]	; (8002994 <HAL_SPI_MspInit+0x180>)
 800290e:	4a22      	ldr	r2, [pc, #136]	; (8002998 <HAL_SPI_MspInit+0x184>)
 8002910:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002912:	4b20      	ldr	r3, [pc, #128]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002914:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002918:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800291a:	4b1e      	ldr	r3, [pc, #120]	; (8002994 <HAL_SPI_MspInit+0x180>)
 800291c:	2240      	movs	r2, #64	; 0x40
 800291e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002920:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002922:	2200      	movs	r2, #0
 8002924:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002926:	4b1b      	ldr	r3, [pc, #108]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002928:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800292c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800292e:	4b19      	ldr	r3, [pc, #100]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002930:	2200      	movs	r2, #0
 8002932:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002934:	4b17      	ldr	r3, [pc, #92]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002936:	2200      	movs	r2, #0
 8002938:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800293a:	4b16      	ldr	r3, [pc, #88]	; (8002994 <HAL_SPI_MspInit+0x180>)
 800293c:	2200      	movs	r2, #0
 800293e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002942:	2200      	movs	r2, #0
 8002944:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002948:	2200      	movs	r2, #0
 800294a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800294c:	4811      	ldr	r0, [pc, #68]	; (8002994 <HAL_SPI_MspInit+0x180>)
 800294e:	f000 fb65 	bl	800301c <HAL_DMA_Init>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8002958:	f7ff fe0c 	bl	8002574 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a0d      	ldr	r2, [pc, #52]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002960:	649a      	str	r2, [r3, #72]	; 0x48
 8002962:	4a0c      	ldr	r2, [pc, #48]	; (8002994 <HAL_SPI_MspInit+0x180>)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002968:	2200      	movs	r2, #0
 800296a:	2100      	movs	r1, #0
 800296c:	2023      	movs	r0, #35	; 0x23
 800296e:	f000 fb10 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002972:	2023      	movs	r0, #35	; 0x23
 8002974:	f000 fb29 	bl	8002fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002978:	bf00      	nop
 800297a:	3728      	adds	r7, #40	; 0x28
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40013000 	.word	0x40013000
 8002984:	40023800 	.word	0x40023800
 8002988:	40020000 	.word	0x40020000
 800298c:	200004c8 	.word	0x200004c8
 8002990:	40026410 	.word	0x40026410
 8002994:	20000528 	.word	0x20000528
 8002998:	40026458 	.word	0x40026458

0800299c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	4b10      	ldr	r3, [pc, #64]	; (80029e8 <HAL_MspInit+0x4c>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029aa:	4a0f      	ldr	r2, [pc, #60]	; (80029e8 <HAL_MspInit+0x4c>)
 80029ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b0:	6453      	str	r3, [r2, #68]	; 0x44
 80029b2:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <HAL_MspInit+0x4c>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	603b      	str	r3, [r7, #0]
 80029c2:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <HAL_MspInit+0x4c>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	4a08      	ldr	r2, [pc, #32]	; (80029e8 <HAL_MspInit+0x4c>)
 80029c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029cc:	6413      	str	r3, [r2, #64]	; 0x40
 80029ce:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_MspInit+0x4c>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800

080029ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029fe:	e7fe      	b.n	80029fe <HardFault_Handler+0x4>

08002a00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <MemManage_Handler+0x4>

08002a06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a0a:	e7fe      	b.n	8002a0a <BusFault_Handler+0x4>

08002a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a10:	e7fe      	b.n	8002a10 <UsageFault_Handler+0x4>

08002a12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a40:	f000 f968 	bl	8002d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <DMA1_Stream5_IRQHandler+0x10>)
 8002a4e:	f000 fc0d 	bl	800326c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000588 	.word	0x20000588

08002a5c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <SPI1_IRQHandler+0x10>)
 8002a62:	f001 fed5 	bl	8004810 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000470 	.word	0x20000470

08002a70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002a74:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002a78:	f001 f82c 	bl	8003ad4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002a84:	4802      	ldr	r0, [pc, #8]	; (8002a90 <DMA2_Stream0_IRQHandler+0x10>)
 8002a86:	f000 fbf1 	bl	800326c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	200004c8 	.word	0x200004c8

08002a94 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002a98:	4802      	ldr	r0, [pc, #8]	; (8002aa4 <DMA2_Stream3_IRQHandler+0x10>)
 8002a9a:	f000 fbe7 	bl	800326c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000528 	.word	0x20000528

08002aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aac:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <SystemInit+0x28>)
 8002aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab2:	4a07      	ldr	r2, [pc, #28]	; (8002ad0 <SystemInit+0x28>)
 8002ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002abc:	4b04      	ldr	r3, [pc, #16]	; (8002ad0 <SystemInit+0x28>)
 8002abe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ac2:	609a      	str	r2, [r3, #8]
#endif
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <MX_USART2_UART_Init+0x50>)
 8002adc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002ade:	4b10      	ldr	r3, [pc, #64]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002ae0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002ae4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002aec:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002af2:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002afa:	220c      	movs	r2, #12
 8002afc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002afe:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b04:	4b06      	ldr	r3, [pc, #24]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b0a:	4805      	ldr	r0, [pc, #20]	; (8002b20 <MX_USART2_UART_Init+0x4c>)
 8002b0c:	f002 f8d6 	bl	8004cbc <HAL_UART_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002b16:	f7ff fd2d 	bl	8002574 <Error_Handler>
  }

}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	200005e8 	.word	0x200005e8
 8002b24:	40004400 	.word	0x40004400

08002b28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	; 0x28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a30      	ldr	r2, [pc, #192]	; (8002c08 <HAL_UART_MspInit+0xe0>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d15a      	bne.n	8002c00 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	4a2e      	ldr	r2, [pc, #184]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b58:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5a:	4b2c      	ldr	r3, [pc, #176]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	613b      	str	r3, [r7, #16]
 8002b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	4a27      	ldr	r2, [pc, #156]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	6313      	str	r3, [r2, #48]	; 0x30
 8002b76:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <HAL_UART_MspInit+0xe4>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b82:	230c      	movs	r3, #12
 8002b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b92:	2307      	movs	r3, #7
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b96:	f107 0314 	add.w	r3, r7, #20
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	481c      	ldr	r0, [pc, #112]	; (8002c10 <HAL_UART_MspInit+0xe8>)
 8002b9e:	f000 fdcd 	bl	800373c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002ba4:	4a1c      	ldr	r2, [pc, #112]	; (8002c18 <HAL_UART_MspInit+0xf0>)
 8002ba6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002ba8:	4b1a      	ldr	r3, [pc, #104]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002bae:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bb0:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bb6:	4b17      	ldr	r3, [pc, #92]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bc2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002bd0:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002bd8:	4b0e      	ldr	r3, [pc, #56]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bde:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002be4:	480b      	ldr	r0, [pc, #44]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002be6:	f000 fa19 	bl	800301c <HAL_DMA_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002bf0:	f7ff fcc0 	bl	8002574 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a07      	ldr	r2, [pc, #28]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bf8:	635a      	str	r2, [r3, #52]	; 0x34
 8002bfa:	4a06      	ldr	r2, [pc, #24]	; (8002c14 <HAL_UART_MspInit+0xec>)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002c00:	bf00      	nop
 8002c02:	3728      	adds	r7, #40	; 0x28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40004400 	.word	0x40004400
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020000 	.word	0x40020000
 8002c14:	20000588 	.word	0x20000588
 8002c18:	40026088 	.word	0x40026088

08002c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002c20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002c22:	e003      	b.n	8002c2c <LoopCopyDataInit>

08002c24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002c26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002c28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002c2a:	3104      	adds	r1, #4

08002c2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c2c:	480b      	ldr	r0, [pc, #44]	; (8002c5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002c30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002c34:	d3f6      	bcc.n	8002c24 <CopyDataInit>
  ldr  r2, =_sbss
 8002c36:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002c38:	e002      	b.n	8002c40 <LoopFillZerobss>

08002c3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002c3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002c3c:	f842 3b04 	str.w	r3, [r2], #4

08002c40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002c42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c44:	d3f9      	bcc.n	8002c3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002c46:	f7ff ff2f 	bl	8002aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c4a:	f002 ff49 	bl	8005ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c4e:	f7ff fba5 	bl	800239c <main>
  bx  lr    
 8002c52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c54:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002c58:	08006b78 	.word	0x08006b78
  ldr  r0, =_sdata
 8002c5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c60:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8002c64:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002c68:	2000062c 	.word	0x2000062c

08002c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c6c:	e7fe      	b.n	8002c6c <ADC_IRQHandler>
	...

08002c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c74:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <HAL_Init+0x40>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0d      	ldr	r2, [pc, #52]	; (8002cb0 <HAL_Init+0x40>)
 8002c7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_Init+0x40>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <HAL_Init+0x40>)
 8002c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c8c:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_Init+0x40>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a07      	ldr	r2, [pc, #28]	; (8002cb0 <HAL_Init+0x40>)
 8002c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c98:	2003      	movs	r0, #3
 8002c9a:	f000 f96f 	bl	8002f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	f000 f808 	bl	8002cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ca4:	f7ff fe7a 	bl	800299c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023c00 	.word	0x40023c00

08002cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cbc:	4b12      	ldr	r3, [pc, #72]	; (8002d08 <HAL_InitTick+0x54>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <HAL_InitTick+0x58>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 f995 	bl	8003002 <HAL_SYSTICK_Config>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e00e      	b.n	8002d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b0f      	cmp	r3, #15
 8002ce6:	d80a      	bhi.n	8002cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf0:	f000 f94f 	bl	8002f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf4:	4a06      	ldr	r2, [pc, #24]	; (8002d10 <HAL_InitTick+0x5c>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	e000      	b.n	8002d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20000014 	.word	0x20000014
 8002d0c:	2000001c 	.word	0x2000001c
 8002d10:	20000018 	.word	0x20000018

08002d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d18:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_IncTick+0x20>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_IncTick+0x24>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4413      	add	r3, r2
 8002d24:	4a04      	ldr	r2, [pc, #16]	; (8002d38 <HAL_IncTick+0x24>)
 8002d26:	6013      	str	r3, [r2, #0]
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	2000001c 	.word	0x2000001c
 8002d38:	20000628 	.word	0x20000628

08002d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d40:	4b03      	ldr	r3, [pc, #12]	; (8002d50 <HAL_GetTick+0x14>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000628 	.word	0x20000628

08002d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d5c:	f7ff ffee 	bl	8002d3c <HAL_GetTick>
 8002d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d005      	beq.n	8002d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6e:	4b09      	ldr	r3, [pc, #36]	; (8002d94 <HAL_Delay+0x40>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4413      	add	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d7a:	bf00      	nop
 8002d7c:	f7ff ffde 	bl	8002d3c <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	68fa      	ldr	r2, [r7, #12]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d8f7      	bhi.n	8002d7c <HAL_Delay+0x28>
  {
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	2000001c 	.word	0x2000001c

08002d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <__NVIC_SetPriorityGrouping+0x44>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002db4:	4013      	ands	r3, r2
 8002db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dca:	4a04      	ldr	r2, [pc, #16]	; (8002ddc <__NVIC_SetPriorityGrouping+0x44>)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	60d3      	str	r3, [r2, #12]
}
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002de4:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <__NVIC_GetPriorityGrouping+0x18>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	0a1b      	lsrs	r3, r3, #8
 8002dea:	f003 0307 	and.w	r3, r3, #7
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	db0b      	blt.n	8002e26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	f003 021f 	and.w	r2, r3, #31
 8002e14:	4907      	ldr	r1, [pc, #28]	; (8002e34 <__NVIC_EnableIRQ+0x38>)
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	095b      	lsrs	r3, r3, #5
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	e000e100 	.word	0xe000e100

08002e38 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	db10      	blt.n	8002e6c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4909      	ldr	r1, [pc, #36]	; (8002e78 <__NVIC_DisableIRQ+0x40>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	2001      	movs	r0, #1
 8002e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5e:	3320      	adds	r3, #32
 8002e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002e64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002e68:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000e100 	.word	0xe000e100

08002e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db0a      	blt.n	8002ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	490c      	ldr	r1, [pc, #48]	; (8002ec8 <__NVIC_SetPriority+0x4c>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	0112      	lsls	r2, r2, #4
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ea4:	e00a      	b.n	8002ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4908      	ldr	r1, [pc, #32]	; (8002ecc <__NVIC_SetPriority+0x50>)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	3b04      	subs	r3, #4
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	440b      	add	r3, r1
 8002eba:	761a      	strb	r2, [r3, #24]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000e100 	.word	0xe000e100
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	; 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f1c3 0307 	rsb	r3, r3, #7
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf28      	it	cs
 8002eee:	2304      	movcs	r3, #4
 8002ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d902      	bls.n	8002f00 <NVIC_EncodePriority+0x30>
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3b03      	subs	r3, #3
 8002efe:	e000      	b.n	8002f02 <NVIC_EncodePriority+0x32>
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f22:	43d9      	mvns	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	4313      	orrs	r3, r2
         );
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3724      	adds	r7, #36	; 0x24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f48:	d301      	bcc.n	8002f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e00f      	b.n	8002f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	; (8002f78 <SysTick_Config+0x40>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f56:	210f      	movs	r1, #15
 8002f58:	f04f 30ff 	mov.w	r0, #4294967295
 8002f5c:	f7ff ff8e 	bl	8002e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f60:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <SysTick_Config+0x40>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f66:	4b04      	ldr	r3, [pc, #16]	; (8002f78 <SysTick_Config+0x40>)
 8002f68:	2207      	movs	r2, #7
 8002f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	e000e010 	.word	0xe000e010

08002f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7ff ff07 	bl	8002d98 <__NVIC_SetPriorityGrouping>
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	4603      	mov	r3, r0
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa4:	f7ff ff1c 	bl	8002de0 <__NVIC_GetPriorityGrouping>
 8002fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	68b9      	ldr	r1, [r7, #8]
 8002fae:	6978      	ldr	r0, [r7, #20]
 8002fb0:	f7ff ff8e 	bl	8002ed0 <NVIC_EncodePriority>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fba:	4611      	mov	r1, r2
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff5d 	bl	8002e7c <__NVIC_SetPriority>
}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b082      	sub	sp, #8
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff0f 	bl	8002dfc <__NVIC_EnableIRQ>
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	4603      	mov	r3, r0
 8002fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff1f 	bl	8002e38 <__NVIC_DisableIRQ>
}
 8002ffa:	bf00      	nop
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff ff94 	bl	8002f38 <SysTick_Config>
 8003010:	4603      	mov	r3, r0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003028:	f7ff fe88 	bl	8002d3c <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e099      	b.n	800316c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0201 	bic.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003058:	e00f      	b.n	800307a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800305a:	f7ff fe6f 	bl	8002d3c <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b05      	cmp	r3, #5
 8003066:	d908      	bls.n	800307a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2220      	movs	r2, #32
 800306c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2203      	movs	r2, #3
 8003072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e078      	b.n	800316c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1e8      	bne.n	800305a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	4b38      	ldr	r3, [pc, #224]	; (8003174 <HAL_DMA_Init+0x158>)
 8003094:	4013      	ands	r3, r2
 8003096:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d107      	bne.n	80030e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030dc:	4313      	orrs	r3, r2
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f023 0307 	bic.w	r3, r3, #7
 80030fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	4313      	orrs	r3, r2
 8003104:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310a:	2b04      	cmp	r3, #4
 800310c:	d117      	bne.n	800313e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4313      	orrs	r3, r2
 8003116:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00e      	beq.n	800313e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 fa91 	bl	8003648 <DMA_CheckFifoParam>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2240      	movs	r2, #64	; 0x40
 8003130:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800313a:	2301      	movs	r3, #1
 800313c:	e016      	b.n	800316c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 fa48 	bl	80035dc <DMA_CalcBaseAndBitshift>
 800314c:	4603      	mov	r3, r0
 800314e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003154:	223f      	movs	r2, #63	; 0x3f
 8003156:	409a      	lsls	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3718      	adds	r7, #24
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	f010803f 	.word	0xf010803f

08003178 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
 8003184:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_DMA_Start_IT+0x26>
 800319a:	2302      	movs	r3, #2
 800319c:	e040      	b.n	8003220 <HAL_DMA_Start_IT+0xa8>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d12f      	bne.n	8003212 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2202      	movs	r2, #2
 80031b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	68b9      	ldr	r1, [r7, #8]
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f9da 	bl	8003580 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d0:	223f      	movs	r2, #63	; 0x3f
 80031d2:	409a      	lsls	r2, r3
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0216 	orr.w	r2, r2, #22
 80031e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d007      	beq.n	8003200 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0208 	orr.w	r2, r2, #8
 80031fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0201 	orr.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e005      	b.n	800321e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800321a:	2302      	movs	r3, #2
 800321c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800321e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d004      	beq.n	8003246 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2280      	movs	r2, #128	; 0x80
 8003240:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e00c      	b.n	8003260 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2205      	movs	r2, #5
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003278:	4b92      	ldr	r3, [pc, #584]	; (80034c4 <HAL_DMA_IRQHandler+0x258>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a92      	ldr	r2, [pc, #584]	; (80034c8 <HAL_DMA_IRQHandler+0x25c>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	0a9b      	lsrs	r3, r3, #10
 8003284:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003296:	2208      	movs	r2, #8
 8003298:	409a      	lsls	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4013      	ands	r3, r2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d01a      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d013      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0204 	bic.w	r2, r2, #4
 80032be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c4:	2208      	movs	r2, #8
 80032c6:	409a      	lsls	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d0:	f043 0201 	orr.w	r2, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	2201      	movs	r2, #1
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d012      	beq.n	800330e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	2201      	movs	r2, #1
 80032fc:	409a      	lsls	r2, r3
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003306:	f043 0202 	orr.w	r2, r3, #2
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003312:	2204      	movs	r2, #4
 8003314:	409a      	lsls	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4013      	ands	r3, r2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d012      	beq.n	8003344 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00b      	beq.n	8003344 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003330:	2204      	movs	r2, #4
 8003332:	409a      	lsls	r2, r3
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	f043 0204 	orr.w	r2, r3, #4
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003348:	2210      	movs	r2, #16
 800334a:	409a      	lsls	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4013      	ands	r3, r2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d043      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d03c      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003366:	2210      	movs	r2, #16
 8003368:	409a      	lsls	r2, r3
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d018      	beq.n	80033ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d108      	bne.n	800339c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d024      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	4798      	blx	r3
 800339a:	e01f      	b.n	80033dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01b      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	4798      	blx	r3
 80033ac:	e016      	b.n	80033dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d107      	bne.n	80033cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0208 	bic.w	r2, r2, #8
 80033ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	2220      	movs	r2, #32
 80033e2:	409a      	lsls	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 808e 	beq.w	800350a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 8086 	beq.w	800350a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003402:	2220      	movs	r2, #32
 8003404:	409a      	lsls	r2, r3
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b05      	cmp	r3, #5
 8003414:	d136      	bne.n	8003484 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0216 	bic.w	r2, r2, #22
 8003424:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695a      	ldr	r2, [r3, #20]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003434:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d103      	bne.n	8003446 <HAL_DMA_IRQHandler+0x1da>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003442:	2b00      	cmp	r3, #0
 8003444:	d007      	beq.n	8003456 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0208 	bic.w	r2, r2, #8
 8003454:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	223f      	movs	r2, #63	; 0x3f
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003476:	2b00      	cmp	r3, #0
 8003478:	d07d      	beq.n	8003576 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	4798      	blx	r3
        }
        return;
 8003482:	e078      	b.n	8003576 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01c      	beq.n	80034cc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d108      	bne.n	80034b2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d030      	beq.n	800350a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	4798      	blx	r3
 80034b0:	e02b      	b.n	800350a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d027      	beq.n	800350a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	4798      	blx	r3
 80034c2:	e022      	b.n	800350a <HAL_DMA_IRQHandler+0x29e>
 80034c4:	20000014 	.word	0x20000014
 80034c8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10f      	bne.n	80034fa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0210 	bic.w	r2, r2, #16
 80034e8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350e:	2b00      	cmp	r3, #0
 8003510:	d032      	beq.n	8003578 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d022      	beq.n	8003564 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2205      	movs	r2, #5
 8003522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	3301      	adds	r3, #1
 800353a:	60bb      	str	r3, [r7, #8]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	429a      	cmp	r2, r3
 8003540:	d307      	bcc.n	8003552 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1f2      	bne.n	8003536 <HAL_DMA_IRQHandler+0x2ca>
 8003550:	e000      	b.n	8003554 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003552:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003568:	2b00      	cmp	r3, #0
 800356a:	d005      	beq.n	8003578 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	4798      	blx	r3
 8003574:	e000      	b.n	8003578 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003576:	bf00      	nop
    }
  }
}
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop

08003580 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800359c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b40      	cmp	r3, #64	; 0x40
 80035ac:	d108      	bne.n	80035c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035be:	e007      	b.n	80035d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	60da      	str	r2, [r3, #12]
}
 80035d0:	bf00      	nop
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	3b10      	subs	r3, #16
 80035ec:	4a14      	ldr	r2, [pc, #80]	; (8003640 <DMA_CalcBaseAndBitshift+0x64>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	091b      	lsrs	r3, r3, #4
 80035f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80035f6:	4a13      	ldr	r2, [pc, #76]	; (8003644 <DMA_CalcBaseAndBitshift+0x68>)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4413      	add	r3, r2
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b03      	cmp	r3, #3
 8003608:	d909      	bls.n	800361e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003612:	f023 0303 	bic.w	r3, r3, #3
 8003616:	1d1a      	adds	r2, r3, #4
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	659a      	str	r2, [r3, #88]	; 0x58
 800361c:	e007      	b.n	800362e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003626:	f023 0303 	bic.w	r3, r3, #3
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003632:	4618      	mov	r0, r3
 8003634:	3714      	adds	r7, #20
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	aaaaaaab 	.word	0xaaaaaaab
 8003644:	08006b14 	.word	0x08006b14

08003648 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d11f      	bne.n	80036a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b03      	cmp	r3, #3
 8003666:	d855      	bhi.n	8003714 <DMA_CheckFifoParam+0xcc>
 8003668:	a201      	add	r2, pc, #4	; (adr r2, 8003670 <DMA_CheckFifoParam+0x28>)
 800366a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800366e:	bf00      	nop
 8003670:	08003681 	.word	0x08003681
 8003674:	08003693 	.word	0x08003693
 8003678:	08003681 	.word	0x08003681
 800367c:	08003715 	.word	0x08003715
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d045      	beq.n	8003718 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003690:	e042      	b.n	8003718 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003696:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800369a:	d13f      	bne.n	800371c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036a0:	e03c      	b.n	800371c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036aa:	d121      	bne.n	80036f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d836      	bhi.n	8003720 <DMA_CheckFifoParam+0xd8>
 80036b2:	a201      	add	r2, pc, #4	; (adr r2, 80036b8 <DMA_CheckFifoParam+0x70>)
 80036b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b8:	080036c9 	.word	0x080036c9
 80036bc:	080036cf 	.word	0x080036cf
 80036c0:	080036c9 	.word	0x080036c9
 80036c4:	080036e1 	.word	0x080036e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	73fb      	strb	r3, [r7, #15]
      break;
 80036cc:	e02f      	b.n	800372e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d024      	beq.n	8003724 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036de:	e021      	b.n	8003724 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036e8:	d11e      	bne.n	8003728 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80036ee:	e01b      	b.n	8003728 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d902      	bls.n	80036fc <DMA_CheckFifoParam+0xb4>
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d003      	beq.n	8003702 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036fa:	e018      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003700:	e015      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003706:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00e      	beq.n	800372c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	73fb      	strb	r3, [r7, #15]
      break;
 8003712:	e00b      	b.n	800372c <DMA_CheckFifoParam+0xe4>
      break;
 8003714:	bf00      	nop
 8003716:	e00a      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;
 8003718:	bf00      	nop
 800371a:	e008      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;
 800371c:	bf00      	nop
 800371e:	e006      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;
 8003720:	bf00      	nop
 8003722:	e004      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;
 8003724:	bf00      	nop
 8003726:	e002      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;   
 8003728:	bf00      	nop
 800372a:	e000      	b.n	800372e <DMA_CheckFifoParam+0xe6>
      break;
 800372c:	bf00      	nop
    }
  } 
  
  return status; 
 800372e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800373c:	b480      	push	{r7}
 800373e:	b089      	sub	sp, #36	; 0x24
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800374e:	2300      	movs	r3, #0
 8003750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	e16b      	b.n	8003a30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003758:	2201      	movs	r2, #1
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	429a      	cmp	r2, r3
 8003772:	f040 815a 	bne.w	8003a2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d00b      	beq.n	8003796 <HAL_GPIO_Init+0x5a>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d007      	beq.n	8003796 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800378a:	2b11      	cmp	r3, #17
 800378c:	d003      	beq.n	8003796 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b12      	cmp	r3, #18
 8003794:	d130      	bne.n	80037f8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	2203      	movs	r2, #3
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43db      	mvns	r3, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4013      	ands	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037cc:	2201      	movs	r2, #1
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 0201 	and.w	r2, r3, #1
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0xfc>
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b12      	cmp	r3, #18
 8003836:	d123      	bne.n	8003880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	08da      	lsrs	r2, r3, #3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3208      	adds	r2, #8
 8003840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	220f      	movs	r2, #15
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4313      	orrs	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	08da      	lsrs	r2, r3, #3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3208      	adds	r2, #8
 800387a:	69b9      	ldr	r1, [r7, #24]
 800387c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	2203      	movs	r2, #3
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 0203 	and.w	r2, r3, #3
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 80b4 	beq.w	8003a2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c2:	2300      	movs	r3, #0
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	4b5f      	ldr	r3, [pc, #380]	; (8003a44 <HAL_GPIO_Init+0x308>)
 80038c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ca:	4a5e      	ldr	r2, [pc, #376]	; (8003a44 <HAL_GPIO_Init+0x308>)
 80038cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038d0:	6453      	str	r3, [r2, #68]	; 0x44
 80038d2:	4b5c      	ldr	r3, [pc, #368]	; (8003a44 <HAL_GPIO_Init+0x308>)
 80038d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038de:	4a5a      	ldr	r2, [pc, #360]	; (8003a48 <HAL_GPIO_Init+0x30c>)
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	089b      	lsrs	r3, r3, #2
 80038e4:	3302      	adds	r3, #2
 80038e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	220f      	movs	r2, #15
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43db      	mvns	r3, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4013      	ands	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a51      	ldr	r2, [pc, #324]	; (8003a4c <HAL_GPIO_Init+0x310>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d02b      	beq.n	8003962 <HAL_GPIO_Init+0x226>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a50      	ldr	r2, [pc, #320]	; (8003a50 <HAL_GPIO_Init+0x314>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d025      	beq.n	800395e <HAL_GPIO_Init+0x222>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4f      	ldr	r2, [pc, #316]	; (8003a54 <HAL_GPIO_Init+0x318>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d01f      	beq.n	800395a <HAL_GPIO_Init+0x21e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4e      	ldr	r2, [pc, #312]	; (8003a58 <HAL_GPIO_Init+0x31c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d019      	beq.n	8003956 <HAL_GPIO_Init+0x21a>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a4d      	ldr	r2, [pc, #308]	; (8003a5c <HAL_GPIO_Init+0x320>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d013      	beq.n	8003952 <HAL_GPIO_Init+0x216>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a4c      	ldr	r2, [pc, #304]	; (8003a60 <HAL_GPIO_Init+0x324>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d00d      	beq.n	800394e <HAL_GPIO_Init+0x212>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a4b      	ldr	r2, [pc, #300]	; (8003a64 <HAL_GPIO_Init+0x328>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d007      	beq.n	800394a <HAL_GPIO_Init+0x20e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a4a      	ldr	r2, [pc, #296]	; (8003a68 <HAL_GPIO_Init+0x32c>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d101      	bne.n	8003946 <HAL_GPIO_Init+0x20a>
 8003942:	2307      	movs	r3, #7
 8003944:	e00e      	b.n	8003964 <HAL_GPIO_Init+0x228>
 8003946:	2308      	movs	r3, #8
 8003948:	e00c      	b.n	8003964 <HAL_GPIO_Init+0x228>
 800394a:	2306      	movs	r3, #6
 800394c:	e00a      	b.n	8003964 <HAL_GPIO_Init+0x228>
 800394e:	2305      	movs	r3, #5
 8003950:	e008      	b.n	8003964 <HAL_GPIO_Init+0x228>
 8003952:	2304      	movs	r3, #4
 8003954:	e006      	b.n	8003964 <HAL_GPIO_Init+0x228>
 8003956:	2303      	movs	r3, #3
 8003958:	e004      	b.n	8003964 <HAL_GPIO_Init+0x228>
 800395a:	2302      	movs	r3, #2
 800395c:	e002      	b.n	8003964 <HAL_GPIO_Init+0x228>
 800395e:	2301      	movs	r3, #1
 8003960:	e000      	b.n	8003964 <HAL_GPIO_Init+0x228>
 8003962:	2300      	movs	r3, #0
 8003964:	69fa      	ldr	r2, [r7, #28]
 8003966:	f002 0203 	and.w	r2, r2, #3
 800396a:	0092      	lsls	r2, r2, #2
 800396c:	4093      	lsls	r3, r2
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4313      	orrs	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003974:	4934      	ldr	r1, [pc, #208]	; (8003a48 <HAL_GPIO_Init+0x30c>)
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	089b      	lsrs	r3, r3, #2
 800397a:	3302      	adds	r3, #2
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003982:	4b3a      	ldr	r3, [pc, #232]	; (8003a6c <HAL_GPIO_Init+0x330>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	43db      	mvns	r3, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4013      	ands	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039a6:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <HAL_GPIO_Init+0x330>)
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039ac:	4b2f      	ldr	r3, [pc, #188]	; (8003a6c <HAL_GPIO_Init+0x330>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039d0:	4a26      	ldr	r2, [pc, #152]	; (8003a6c <HAL_GPIO_Init+0x330>)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039d6:	4b25      	ldr	r3, [pc, #148]	; (8003a6c <HAL_GPIO_Init+0x330>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	43db      	mvns	r3, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4013      	ands	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039fa:	4a1c      	ldr	r2, [pc, #112]	; (8003a6c <HAL_GPIO_Init+0x330>)
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a00:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <HAL_GPIO_Init+0x330>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a24:	4a11      	ldr	r2, [pc, #68]	; (8003a6c <HAL_GPIO_Init+0x330>)
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	61fb      	str	r3, [r7, #28]
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	2b0f      	cmp	r3, #15
 8003a34:	f67f ae90 	bls.w	8003758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a38:	bf00      	nop
 8003a3a:	3724      	adds	r7, #36	; 0x24
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40023800 	.word	0x40023800
 8003a48:	40013800 	.word	0x40013800
 8003a4c:	40020000 	.word	0x40020000
 8003a50:	40020400 	.word	0x40020400
 8003a54:	40020800 	.word	0x40020800
 8003a58:	40020c00 	.word	0x40020c00
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40021400 	.word	0x40021400
 8003a64:	40021800 	.word	0x40021800
 8003a68:	40021c00 	.word	0x40021c00
 8003a6c:	40013c00 	.word	0x40013c00

08003a70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	887b      	ldrh	r3, [r7, #2]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	73fb      	strb	r3, [r7, #15]
 8003a8c:	e001      	b.n	8003a92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	807b      	strh	r3, [r7, #2]
 8003aac:	4613      	mov	r3, r2
 8003aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ab0:	787b      	ldrb	r3, [r7, #1]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ab6:	887a      	ldrh	r2, [r7, #2]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003abc:	e003      	b.n	8003ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003abe:	887b      	ldrh	r3, [r7, #2]
 8003ac0:	041a      	lsls	r2, r3, #16
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	619a      	str	r2, [r3, #24]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
	...

08003ad4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003ade:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ae0:	695a      	ldr	r2, [r3, #20]
 8003ae2:	88fb      	ldrh	r3, [r7, #6]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d006      	beq.n	8003af8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aea:	4a05      	ldr	r2, [pc, #20]	; (8003b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aec:	88fb      	ldrh	r3, [r7, #6]
 8003aee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd ff50 	bl	8001998 <HAL_GPIO_EXTI_Callback>
  }
}
 8003af8:	bf00      	nop
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40013c00 	.word	0x40013c00

08003b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e11f      	b.n	8003d56 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fe fbe4 	bl	80022f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2224      	movs	r2, #36	; 0x24
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0201 	bic.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b68:	f000 fd18 	bl	800459c <HAL_RCC_GetPCLK1Freq>
 8003b6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	4a7b      	ldr	r2, [pc, #492]	; (8003d60 <HAL_I2C_Init+0x25c>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d807      	bhi.n	8003b88 <HAL_I2C_Init+0x84>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4a7a      	ldr	r2, [pc, #488]	; (8003d64 <HAL_I2C_Init+0x260>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	bf94      	ite	ls
 8003b80:	2301      	movls	r3, #1
 8003b82:	2300      	movhi	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e006      	b.n	8003b96 <HAL_I2C_Init+0x92>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	4a77      	ldr	r2, [pc, #476]	; (8003d68 <HAL_I2C_Init+0x264>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	bf94      	ite	ls
 8003b90:	2301      	movls	r3, #1
 8003b92:	2300      	movhi	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e0db      	b.n	8003d56 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	4a72      	ldr	r2, [pc, #456]	; (8003d6c <HAL_I2C_Init+0x268>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	0c9b      	lsrs	r3, r3, #18
 8003ba8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	4a64      	ldr	r2, [pc, #400]	; (8003d60 <HAL_I2C_Init+0x25c>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d802      	bhi.n	8003bd8 <HAL_I2C_Init+0xd4>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	e009      	b.n	8003bec <HAL_I2C_Init+0xe8>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bde:	fb02 f303 	mul.w	r3, r2, r3
 8003be2:	4a63      	ldr	r2, [pc, #396]	; (8003d70 <HAL_I2C_Init+0x26c>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	099b      	lsrs	r3, r3, #6
 8003bea:	3301      	adds	r3, #1
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bfe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4956      	ldr	r1, [pc, #344]	; (8003d60 <HAL_I2C_Init+0x25c>)
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	d80d      	bhi.n	8003c28 <HAL_I2C_Init+0x124>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1e59      	subs	r1, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c20:	2b04      	cmp	r3, #4
 8003c22:	bf38      	it	cc
 8003c24:	2304      	movcc	r3, #4
 8003c26:	e04f      	b.n	8003cc8 <HAL_I2C_Init+0x1c4>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d111      	bne.n	8003c54 <HAL_I2C_Init+0x150>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	1e58      	subs	r0, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6859      	ldr	r1, [r3, #4]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	440b      	add	r3, r1
 8003c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c42:	3301      	adds	r3, #1
 8003c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	bf0c      	ite	eq
 8003c4c:	2301      	moveq	r3, #1
 8003c4e:	2300      	movne	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e012      	b.n	8003c7a <HAL_I2C_Init+0x176>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	0099      	lsls	r1, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf0c      	ite	eq
 8003c74:	2301      	moveq	r3, #1
 8003c76:	2300      	movne	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_I2C_Init+0x17e>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e022      	b.n	8003cc8 <HAL_I2C_Init+0x1c4>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10e      	bne.n	8003ca8 <HAL_I2C_Init+0x1a4>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1e58      	subs	r0, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6859      	ldr	r1, [r3, #4]
 8003c92:	460b      	mov	r3, r1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	440b      	add	r3, r1
 8003c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ca6:	e00f      	b.n	8003cc8 <HAL_I2C_Init+0x1c4>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1e58      	subs	r0, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6859      	ldr	r1, [r3, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	0099      	lsls	r1, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	6809      	ldr	r1, [r1, #0]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69da      	ldr	r2, [r3, #28]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6911      	ldr	r1, [r2, #16]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68d2      	ldr	r2, [r2, #12]
 8003d02:	4311      	orrs	r1, r2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6812      	ldr	r2, [r2, #0]
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2220      	movs	r2, #32
 8003d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	000186a0 	.word	0x000186a0
 8003d64:	001e847f 	.word	0x001e847f
 8003d68:	003d08ff 	.word	0x003d08ff
 8003d6c:	431bde83 	.word	0x431bde83
 8003d70:	10624dd3 	.word	0x10624dd3

08003d74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e25b      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d075      	beq.n	8003e7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d92:	4ba3      	ldr	r3, [pc, #652]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d00c      	beq.n	8003db8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d9e:	4ba0      	ldr	r3, [pc, #640]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d112      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003daa:	4b9d      	ldr	r3, [pc, #628]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003db2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003db6:	d10b      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	4b99      	ldr	r3, [pc, #612]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d05b      	beq.n	8003e7c <HAL_RCC_OscConfig+0x108>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d157      	bne.n	8003e7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e236      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd8:	d106      	bne.n	8003de8 <HAL_RCC_OscConfig+0x74>
 8003dda:	4b91      	ldr	r3, [pc, #580]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a90      	ldr	r2, [pc, #576]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e01d      	b.n	8003e24 <HAL_RCC_OscConfig+0xb0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x98>
 8003df2:	4b8b      	ldr	r3, [pc, #556]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a8a      	ldr	r2, [pc, #552]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b88      	ldr	r3, [pc, #544]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a87      	ldr	r2, [pc, #540]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	e00b      	b.n	8003e24 <HAL_RCC_OscConfig+0xb0>
 8003e0c:	4b84      	ldr	r3, [pc, #528]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a83      	ldr	r2, [pc, #524]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e16:	6013      	str	r3, [r2, #0]
 8003e18:	4b81      	ldr	r3, [pc, #516]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a80      	ldr	r2, [pc, #512]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d013      	beq.n	8003e54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2c:	f7fe ff86 	bl	8002d3c <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e34:	f7fe ff82 	bl	8002d3c <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b64      	cmp	r3, #100	; 0x64
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e1fb      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	4b76      	ldr	r3, [pc, #472]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0xc0>
 8003e52:	e014      	b.n	8003e7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7fe ff72 	bl	8002d3c <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e5c:	f7fe ff6e 	bl	8002d3c <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	; 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e1e7      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6e:	4b6c      	ldr	r3, [pc, #432]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0xe8>
 8003e7a:	e000      	b.n	8003e7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d063      	beq.n	8003f52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e8a:	4b65      	ldr	r3, [pc, #404]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e96:	4b62      	ldr	r3, [pc, #392]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d11c      	bne.n	8003edc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ea2:	4b5f      	ldr	r3, [pc, #380]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d116      	bne.n	8003edc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eae:	4b5c      	ldr	r3, [pc, #368]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x152>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d001      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e1bb      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b56      	ldr	r3, [pc, #344]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	4952      	ldr	r1, [pc, #328]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eda:	e03a      	b.n	8003f52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d020      	beq.n	8003f26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee4:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <HAL_RCC_OscConfig+0x2b0>)
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eea:	f7fe ff27 	bl	8002d3c <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef0:	e008      	b.n	8003f04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ef2:	f7fe ff23 	bl	8002d3c <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e19c      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f04:	4b46      	ldr	r3, [pc, #280]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f10:	4b43      	ldr	r3, [pc, #268]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	00db      	lsls	r3, r3, #3
 8003f1e:	4940      	ldr	r1, [pc, #256]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	600b      	str	r3, [r1, #0]
 8003f24:	e015      	b.n	8003f52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f26:	4b3f      	ldr	r3, [pc, #252]	; (8004024 <HAL_RCC_OscConfig+0x2b0>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2c:	f7fe ff06 	bl	8002d3c <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f34:	f7fe ff02 	bl	8002d3c <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e17b      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f46:	4b36      	ldr	r3, [pc, #216]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d030      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d016      	beq.n	8003f94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f66:	4b30      	ldr	r3, [pc, #192]	; (8004028 <HAL_RCC_OscConfig+0x2b4>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6c:	f7fe fee6 	bl	8002d3c <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f74:	f7fe fee2 	bl	8002d3c <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e15b      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f86:	4b26      	ldr	r3, [pc, #152]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCC_OscConfig+0x200>
 8003f92:	e015      	b.n	8003fc0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f94:	4b24      	ldr	r3, [pc, #144]	; (8004028 <HAL_RCC_OscConfig+0x2b4>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9a:	f7fe fecf 	bl	8002d3c <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fa2:	f7fe fecb 	bl	8002d3c <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e144      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb4:	4b1a      	ldr	r3, [pc, #104]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 80a0 	beq.w	800410e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd2:	4b13      	ldr	r3, [pc, #76]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	4a0e      	ldr	r2, [pc, #56]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fec:	6413      	str	r3, [r2, #64]	; 0x40
 8003fee:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d121      	bne.n	800404e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a07      	ldr	r2, [pc, #28]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 8004010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004016:	f7fe fe91 	bl	8002d3c <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	e011      	b.n	8004042 <HAL_RCC_OscConfig+0x2ce>
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800
 8004024:	42470000 	.word	0x42470000
 8004028:	42470e80 	.word	0x42470e80
 800402c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004030:	f7fe fe84 	bl	8002d3c <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e0fd      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004042:	4b81      	ldr	r3, [pc, #516]	; (8004248 <HAL_RCC_OscConfig+0x4d4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d106      	bne.n	8004064 <HAL_RCC_OscConfig+0x2f0>
 8004056:	4b7d      	ldr	r3, [pc, #500]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	4a7c      	ldr	r2, [pc, #496]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	6713      	str	r3, [r2, #112]	; 0x70
 8004062:	e01c      	b.n	800409e <HAL_RCC_OscConfig+0x32a>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b05      	cmp	r3, #5
 800406a:	d10c      	bne.n	8004086 <HAL_RCC_OscConfig+0x312>
 800406c:	4b77      	ldr	r3, [pc, #476]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800406e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004070:	4a76      	ldr	r2, [pc, #472]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004072:	f043 0304 	orr.w	r3, r3, #4
 8004076:	6713      	str	r3, [r2, #112]	; 0x70
 8004078:	4b74      	ldr	r3, [pc, #464]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407c:	4a73      	ldr	r2, [pc, #460]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	6713      	str	r3, [r2, #112]	; 0x70
 8004084:	e00b      	b.n	800409e <HAL_RCC_OscConfig+0x32a>
 8004086:	4b71      	ldr	r3, [pc, #452]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408a:	4a70      	ldr	r2, [pc, #448]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	6713      	str	r3, [r2, #112]	; 0x70
 8004092:	4b6e      	ldr	r3, [pc, #440]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004096:	4a6d      	ldr	r2, [pc, #436]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004098:	f023 0304 	bic.w	r3, r3, #4
 800409c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d015      	beq.n	80040d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a6:	f7fe fe49 	bl	8002d3c <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ac:	e00a      	b.n	80040c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040ae:	f7fe fe45 	bl	8002d3c <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040bc:	4293      	cmp	r3, r2
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e0bc      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c4:	4b61      	ldr	r3, [pc, #388]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d0ee      	beq.n	80040ae <HAL_RCC_OscConfig+0x33a>
 80040d0:	e014      	b.n	80040fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d2:	f7fe fe33 	bl	8002d3c <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fe fe2f 	bl	8002d3c <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e0a6      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f0:	4b56      	ldr	r3, [pc, #344]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 80040f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ee      	bne.n	80040da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040fc:	7dfb      	ldrb	r3, [r7, #23]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d105      	bne.n	800410e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004102:	4b52      	ldr	r3, [pc, #328]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	4a51      	ldr	r2, [pc, #324]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 8004108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800410c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 8092 	beq.w	800423c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004118:	4b4c      	ldr	r3, [pc, #304]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b08      	cmp	r3, #8
 8004122:	d05c      	beq.n	80041de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b02      	cmp	r3, #2
 800412a:	d141      	bne.n	80041b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412c:	4b48      	ldr	r3, [pc, #288]	; (8004250 <HAL_RCC_OscConfig+0x4dc>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004132:	f7fe fe03 	bl	8002d3c <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800413a:	f7fe fdff 	bl	8002d3c <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e078      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414c:	4b3f      	ldr	r3, [pc, #252]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f0      	bne.n	800413a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69da      	ldr	r2, [r3, #28]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	431a      	orrs	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	019b      	lsls	r3, r3, #6
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416e:	085b      	lsrs	r3, r3, #1
 8004170:	3b01      	subs	r3, #1
 8004172:	041b      	lsls	r3, r3, #16
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	061b      	lsls	r3, r3, #24
 800417c:	4933      	ldr	r1, [pc, #204]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004182:	4b33      	ldr	r3, [pc, #204]	; (8004250 <HAL_RCC_OscConfig+0x4dc>)
 8004184:	2201      	movs	r2, #1
 8004186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004188:	f7fe fdd8 	bl	8002d3c <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004190:	f7fe fdd4 	bl	8002d3c <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b02      	cmp	r3, #2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e04d      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041a2:	4b2a      	ldr	r3, [pc, #168]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0f0      	beq.n	8004190 <HAL_RCC_OscConfig+0x41c>
 80041ae:	e045      	b.n	800423c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041b0:	4b27      	ldr	r3, [pc, #156]	; (8004250 <HAL_RCC_OscConfig+0x4dc>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b6:	f7fe fdc1 	bl	8002d3c <HAL_GetTick>
 80041ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041bc:	e008      	b.n	80041d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041be:	f7fe fdbd 	bl	8002d3c <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e036      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041d0:	4b1e      	ldr	r3, [pc, #120]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1f0      	bne.n	80041be <HAL_RCC_OscConfig+0x44a>
 80041dc:	e02e      	b.n	800423c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d101      	bne.n	80041ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e029      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041ea:	4b18      	ldr	r3, [pc, #96]	; (800424c <HAL_RCC_OscConfig+0x4d8>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d11c      	bne.n	8004238 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d115      	bne.n	8004238 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004212:	4013      	ands	r3, r2
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004218:	4293      	cmp	r3, r2
 800421a:	d10d      	bne.n	8004238 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004226:	429a      	cmp	r2, r3
 8004228:	d106      	bne.n	8004238 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d001      	beq.n	800423c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40007000 	.word	0x40007000
 800424c:	40023800 	.word	0x40023800
 8004250:	42470060 	.word	0x42470060

08004254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0cc      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004268:	4b68      	ldr	r3, [pc, #416]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d90c      	bls.n	8004290 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004276:	4b65      	ldr	r3, [pc, #404]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800427e:	4b63      	ldr	r3, [pc, #396]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 030f 	and.w	r3, r3, #15
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	429a      	cmp	r2, r3
 800428a:	d001      	beq.n	8004290 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0b8      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d020      	beq.n	80042de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d005      	beq.n	80042b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042a8:	4b59      	ldr	r3, [pc, #356]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	4a58      	ldr	r2, [pc, #352]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d005      	beq.n	80042cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042c0:	4b53      	ldr	r3, [pc, #332]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	4a52      	ldr	r2, [pc, #328]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042cc:	4b50      	ldr	r3, [pc, #320]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	494d      	ldr	r1, [pc, #308]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d044      	beq.n	8004374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d107      	bne.n	8004302 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042f2:	4b47      	ldr	r3, [pc, #284]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d119      	bne.n	8004332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e07f      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b02      	cmp	r3, #2
 8004308:	d003      	beq.n	8004312 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800430e:	2b03      	cmp	r3, #3
 8004310:	d107      	bne.n	8004322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004312:	4b3f      	ldr	r3, [pc, #252]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e06f      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004322:	4b3b      	ldr	r3, [pc, #236]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e067      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004332:	4b37      	ldr	r3, [pc, #220]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f023 0203 	bic.w	r2, r3, #3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	4934      	ldr	r1, [pc, #208]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 8004340:	4313      	orrs	r3, r2
 8004342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004344:	f7fe fcfa 	bl	8002d3c <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434a:	e00a      	b.n	8004362 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434c:	f7fe fcf6 	bl	8002d3c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	; 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e04f      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004362:	4b2b      	ldr	r3, [pc, #172]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 020c 	and.w	r2, r3, #12
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	429a      	cmp	r2, r3
 8004372:	d1eb      	bne.n	800434c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004374:	4b25      	ldr	r3, [pc, #148]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 030f 	and.w	r3, r3, #15
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d20c      	bcs.n	800439c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004382:	4b22      	ldr	r3, [pc, #136]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800438a:	4b20      	ldr	r3, [pc, #128]	; (800440c <HAL_RCC_ClockConfig+0x1b8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	429a      	cmp	r2, r3
 8004396:	d001      	beq.n	800439c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e032      	b.n	8004402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d008      	beq.n	80043ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043a8:	4b19      	ldr	r3, [pc, #100]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	4916      	ldr	r1, [pc, #88]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d009      	beq.n	80043da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043c6:	4b12      	ldr	r3, [pc, #72]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	490e      	ldr	r1, [pc, #56]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043da:	f000 f821 	bl	8004420 <HAL_RCC_GetSysClockFreq>
 80043de:	4601      	mov	r1, r0
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <HAL_RCC_ClockConfig+0x1bc>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	091b      	lsrs	r3, r3, #4
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	4a0a      	ldr	r2, [pc, #40]	; (8004414 <HAL_RCC_ClockConfig+0x1c0>)
 80043ec:	5cd3      	ldrb	r3, [r2, r3]
 80043ee:	fa21 f303 	lsr.w	r3, r1, r3
 80043f2:	4a09      	ldr	r2, [pc, #36]	; (8004418 <HAL_RCC_ClockConfig+0x1c4>)
 80043f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043f6:	4b09      	ldr	r3, [pc, #36]	; (800441c <HAL_RCC_ClockConfig+0x1c8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fe fc5a 	bl	8002cb4 <HAL_InitTick>

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40023c00 	.word	0x40023c00
 8004410:	40023800 	.word	0x40023800
 8004414:	08006afc 	.word	0x08006afc
 8004418:	20000014 	.word	0x20000014
 800441c:	20000018 	.word	0x20000018

08004420 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	607b      	str	r3, [r7, #4]
 800442a:	2300      	movs	r3, #0
 800442c:	60fb      	str	r3, [r7, #12]
 800442e:	2300      	movs	r3, #0
 8004430:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004436:	4b50      	ldr	r3, [pc, #320]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 030c 	and.w	r3, r3, #12
 800443e:	2b04      	cmp	r3, #4
 8004440:	d007      	beq.n	8004452 <HAL_RCC_GetSysClockFreq+0x32>
 8004442:	2b08      	cmp	r3, #8
 8004444:	d008      	beq.n	8004458 <HAL_RCC_GetSysClockFreq+0x38>
 8004446:	2b00      	cmp	r3, #0
 8004448:	f040 808d 	bne.w	8004566 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800444c:	4b4b      	ldr	r3, [pc, #300]	; (800457c <HAL_RCC_GetSysClockFreq+0x15c>)
 800444e:	60bb      	str	r3, [r7, #8]
       break;
 8004450:	e08c      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004452:	4b4b      	ldr	r3, [pc, #300]	; (8004580 <HAL_RCC_GetSysClockFreq+0x160>)
 8004454:	60bb      	str	r3, [r7, #8]
      break;
 8004456:	e089      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004458:	4b47      	ldr	r3, [pc, #284]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004460:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004462:	4b45      	ldr	r3, [pc, #276]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d023      	beq.n	80044b6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446e:	4b42      	ldr	r3, [pc, #264]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	099b      	lsrs	r3, r3, #6
 8004474:	f04f 0400 	mov.w	r4, #0
 8004478:	f240 11ff 	movw	r1, #511	; 0x1ff
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	ea03 0501 	and.w	r5, r3, r1
 8004484:	ea04 0602 	and.w	r6, r4, r2
 8004488:	4a3d      	ldr	r2, [pc, #244]	; (8004580 <HAL_RCC_GetSysClockFreq+0x160>)
 800448a:	fb02 f106 	mul.w	r1, r2, r6
 800448e:	2200      	movs	r2, #0
 8004490:	fb02 f205 	mul.w	r2, r2, r5
 8004494:	440a      	add	r2, r1
 8004496:	493a      	ldr	r1, [pc, #232]	; (8004580 <HAL_RCC_GetSysClockFreq+0x160>)
 8004498:	fba5 0101 	umull	r0, r1, r5, r1
 800449c:	1853      	adds	r3, r2, r1
 800449e:	4619      	mov	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f04f 0400 	mov.w	r4, #0
 80044a6:	461a      	mov	r2, r3
 80044a8:	4623      	mov	r3, r4
 80044aa:	f7fc faab 	bl	8000a04 <__aeabi_uldivmod>
 80044ae:	4603      	mov	r3, r0
 80044b0:	460c      	mov	r4, r1
 80044b2:	60fb      	str	r3, [r7, #12]
 80044b4:	e049      	b.n	800454a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044b6:	4b30      	ldr	r3, [pc, #192]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	099b      	lsrs	r3, r3, #6
 80044bc:	f04f 0400 	mov.w	r4, #0
 80044c0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	ea03 0501 	and.w	r5, r3, r1
 80044cc:	ea04 0602 	and.w	r6, r4, r2
 80044d0:	4629      	mov	r1, r5
 80044d2:	4632      	mov	r2, r6
 80044d4:	f04f 0300 	mov.w	r3, #0
 80044d8:	f04f 0400 	mov.w	r4, #0
 80044dc:	0154      	lsls	r4, r2, #5
 80044de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80044e2:	014b      	lsls	r3, r1, #5
 80044e4:	4619      	mov	r1, r3
 80044e6:	4622      	mov	r2, r4
 80044e8:	1b49      	subs	r1, r1, r5
 80044ea:	eb62 0206 	sbc.w	r2, r2, r6
 80044ee:	f04f 0300 	mov.w	r3, #0
 80044f2:	f04f 0400 	mov.w	r4, #0
 80044f6:	0194      	lsls	r4, r2, #6
 80044f8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80044fc:	018b      	lsls	r3, r1, #6
 80044fe:	1a5b      	subs	r3, r3, r1
 8004500:	eb64 0402 	sbc.w	r4, r4, r2
 8004504:	f04f 0100 	mov.w	r1, #0
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	00e2      	lsls	r2, r4, #3
 800450e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004512:	00d9      	lsls	r1, r3, #3
 8004514:	460b      	mov	r3, r1
 8004516:	4614      	mov	r4, r2
 8004518:	195b      	adds	r3, r3, r5
 800451a:	eb44 0406 	adc.w	r4, r4, r6
 800451e:	f04f 0100 	mov.w	r1, #0
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	02a2      	lsls	r2, r4, #10
 8004528:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800452c:	0299      	lsls	r1, r3, #10
 800452e:	460b      	mov	r3, r1
 8004530:	4614      	mov	r4, r2
 8004532:	4618      	mov	r0, r3
 8004534:	4621      	mov	r1, r4
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f04f 0400 	mov.w	r4, #0
 800453c:	461a      	mov	r2, r3
 800453e:	4623      	mov	r3, r4
 8004540:	f7fc fa60 	bl	8000a04 <__aeabi_uldivmod>
 8004544:	4603      	mov	r3, r0
 8004546:	460c      	mov	r4, r1
 8004548:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800454a:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <HAL_RCC_GetSysClockFreq+0x158>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	0c1b      	lsrs	r3, r3, #16
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	3301      	adds	r3, #1
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004562:	60bb      	str	r3, [r7, #8]
      break;
 8004564:	e002      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004566:	4b05      	ldr	r3, [pc, #20]	; (800457c <HAL_RCC_GetSysClockFreq+0x15c>)
 8004568:	60bb      	str	r3, [r7, #8]
      break;
 800456a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800456c:	68bb      	ldr	r3, [r7, #8]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004576:	bf00      	nop
 8004578:	40023800 	.word	0x40023800
 800457c:	00f42400 	.word	0x00f42400
 8004580:	00b71b00 	.word	0x00b71b00

08004584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004588:	4b03      	ldr	r3, [pc, #12]	; (8004598 <HAL_RCC_GetHCLKFreq+0x14>)
 800458a:	681b      	ldr	r3, [r3, #0]
}
 800458c:	4618      	mov	r0, r3
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	20000014 	.word	0x20000014

0800459c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045a0:	f7ff fff0 	bl	8004584 <HAL_RCC_GetHCLKFreq>
 80045a4:	4601      	mov	r1, r0
 80045a6:	4b05      	ldr	r3, [pc, #20]	; (80045bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	0a9b      	lsrs	r3, r3, #10
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	4a03      	ldr	r2, [pc, #12]	; (80045c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b2:	5cd3      	ldrb	r3, [r2, r3]
 80045b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40023800 	.word	0x40023800
 80045c0:	08006b0c 	.word	0x08006b0c

080045c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045c8:	f7ff ffdc 	bl	8004584 <HAL_RCC_GetHCLKFreq>
 80045cc:	4601      	mov	r1, r0
 80045ce:	4b05      	ldr	r3, [pc, #20]	; (80045e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	0b5b      	lsrs	r3, r3, #13
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	4a03      	ldr	r2, [pc, #12]	; (80045e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045da:	5cd3      	ldrb	r3, [r2, r3]
 80045dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40023800 	.word	0x40023800
 80045e8:	08006b0c 	.word	0x08006b0c

080045ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e056      	b.n	80046ac <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d106      	bne.n	800461e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7fe f8fb 	bl	8002814 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2202      	movs	r2, #2
 8004622:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004634:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	431a      	orrs	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	ea42 0103 	orr.w	r1, r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	0c1b      	lsrs	r3, r3, #16
 800467c:	f003 0104 	and.w	r1, r3, #4
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	69da      	ldr	r2, [r3, #28]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800469a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_SPI_Transmit_DMA+0x20>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e093      	b.n	80047fc <HAL_SPI_Transmit_DMA+0x148>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d002      	beq.n	80046ee <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80046e8:	2302      	movs	r3, #2
 80046ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046ec:	e081      	b.n	80047f2 <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <HAL_SPI_Transmit_DMA+0x46>
 80046f4:	88fb      	ldrh	r3, [r7, #6]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046fe:	e078      	b.n	80047f2 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2203      	movs	r2, #3
 8004704:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	88fa      	ldrh	r2, [r7, #6]
 8004718:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	88fa      	ldrh	r2, [r7, #6]
 800471e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004746:	d107      	bne.n	8004758 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004756:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475c:	4a29      	ldr	r2, [pc, #164]	; (8004804 <HAL_SPI_Transmit_DMA+0x150>)
 800475e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004764:	4a28      	ldr	r2, [pc, #160]	; (8004808 <HAL_SPI_Transmit_DMA+0x154>)
 8004766:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800476c:	4a27      	ldr	r2, [pc, #156]	; (800480c <HAL_SPI_Transmit_DMA+0x158>)
 800476e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004774:	2200      	movs	r2, #0
 8004776:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004780:	4619      	mov	r1, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	330c      	adds	r3, #12
 8004788:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800478e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004790:	f7fe fcf2 	bl	8003178 <HAL_DMA_Start_IT>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00c      	beq.n	80047b4 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479e:	f043 0210 	orr.w	r2, r3, #16
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80047b2:	e01e      	b.n	80047f2 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047be:	2b40      	cmp	r3, #64	; 0x40
 80047c0:	d007      	beq.n	80047d2 <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047d0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0220 	orr.w	r2, r2, #32
 80047e0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f042 0202 	orr.w	r2, r2, #2
 80047f0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3718      	adds	r7, #24
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	08004ae1 	.word	0x08004ae1
 8004808:	08004a39 	.word	0x08004a39
 800480c:	08004afd 	.word	0x08004afd

08004810 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	099b      	lsrs	r3, r3, #6
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10f      	bne.n	8004854 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	099b      	lsrs	r3, r3, #6
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d004      	beq.n	8004854 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	4798      	blx	r3
    return;
 8004852:	e0d8      	b.n	8004a06 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	085b      	lsrs	r3, r3, #1
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <HAL_SPI_IRQHandler+0x66>
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	09db      	lsrs	r3, r3, #7
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d004      	beq.n	8004876 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	4798      	blx	r3
    return;
 8004874:	e0c7      	b.n	8004a06 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	095b      	lsrs	r3, r3, #5
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10c      	bne.n	800489c <HAL_SPI_IRQHandler+0x8c>
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	099b      	lsrs	r3, r3, #6
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	0a1b      	lsrs	r3, r3, #8
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 80b5 	beq.w	8004a06 <HAL_SPI_IRQHandler+0x1f6>
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80ae 	beq.w	8004a06 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	099b      	lsrs	r3, r3, #6
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d023      	beq.n	80048fe <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b03      	cmp	r3, #3
 80048c0:	d011      	beq.n	80048e6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c6:	f043 0204 	orr.w	r2, r3, #4
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	617b      	str	r3, [r7, #20]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	617b      	str	r3, [r7, #20]
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	e00b      	b.n	80048fe <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048e6:	2300      	movs	r3, #0
 80048e8:	613b      	str	r3, [r7, #16]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	613b      	str	r3, [r7, #16]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	693b      	ldr	r3, [r7, #16]
        return;
 80048fc:	e083      	b.n	8004a06 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	095b      	lsrs	r3, r3, #5
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d014      	beq.n	8004934 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800490e:	f043 0201 	orr.w	r2, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	0a1b      	lsrs	r3, r3, #8
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00c      	beq.n	800495a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004944:	f043 0208 	orr.w	r2, r3, #8
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800494c:	2300      	movs	r3, #0
 800494e:	60bb      	str	r3, [r7, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	60bb      	str	r3, [r7, #8]
 8004958:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495e:	2b00      	cmp	r3, #0
 8004960:	d050      	beq.n	8004a04 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004970:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d104      	bne.n	800498e <HAL_SPI_IRQHandler+0x17e>
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d034      	beq.n	80049f8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0203 	bic.w	r2, r2, #3
 800499c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d011      	beq.n	80049ca <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049aa:	4a18      	ldr	r2, [pc, #96]	; (8004a0c <HAL_SPI_IRQHandler+0x1fc>)
 80049ac:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fe fc38 	bl	8003228 <HAL_DMA_Abort_IT>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d005      	beq.n	80049ca <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d016      	beq.n	8004a00 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049d6:	4a0d      	ldr	r2, [pc, #52]	; (8004a0c <HAL_SPI_IRQHandler+0x1fc>)
 80049d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fe fc22 	bl	8003228 <HAL_DMA_Abort_IT>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80049f6:	e003      	b.n	8004a00 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 f813 	bl	8004a24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80049fe:	e000      	b.n	8004a02 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004a00:	bf00      	nop
    return;
 8004a02:	bf00      	nop
 8004a04:	bf00      	nop
  }
}
 8004a06:	3720      	adds	r7, #32
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	08004b3d 	.word	0x08004b3d

08004a10 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a44:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a46:	f7fe f979 	bl	8002d3c <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a5a:	d03b      	beq.n	8004ad4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0220 	bic.w	r2, r2, #32
 8004a6a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0202 	bic.w	r2, r2, #2
 8004a7a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	2164      	movs	r1, #100	; 0x64
 8004a80:	6978      	ldr	r0, [r7, #20]
 8004a82:	f000 f8d9 	bl	8004c38 <SPI_EndRxTxTransaction>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a90:	f043 0220 	orr.w	r2, r3, #32
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004acc:	6978      	ldr	r0, [r7, #20]
 8004ace:	f7ff ffa9 	bl	8004a24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004ad2:	e002      	b.n	8004ada <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004ad4:	6978      	ldr	r0, [r7, #20]
 8004ad6:	f7fd fc57 	bl	8002388 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aec:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f7ff ff8e 	bl	8004a10 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004af4:	bf00      	nop
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b08:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0203 	bic.w	r2, r2, #3
 8004b18:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1e:	f043 0210 	orr.w	r2, r3, #16
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f7ff ff78 	bl	8004a24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b34:	bf00      	nop
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f7ff ff64 	bl	8004a24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	4613      	mov	r3, r2
 8004b72:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b74:	e04c      	b.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7c:	d048      	beq.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004b7e:	f7fe f8dd 	bl	8002d3c <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d902      	bls.n	8004b94 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d13d      	bne.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ba2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bac:	d111      	bne.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bb6:	d004      	beq.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc0:	d107      	bne.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bda:	d10f      	bne.n	8004bfc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e00f      	b.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	bf0c      	ite	eq
 8004c20:	2301      	moveq	r3, #1
 8004c22:	2300      	movne	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	461a      	mov	r2, r3
 8004c28:	79fb      	ldrb	r3, [r7, #7]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d1a3      	bne.n	8004b76 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c44:	4b1b      	ldr	r3, [pc, #108]	; (8004cb4 <SPI_EndRxTxTransaction+0x7c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a1b      	ldr	r2, [pc, #108]	; (8004cb8 <SPI_EndRxTxTransaction+0x80>)
 8004c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4e:	0d5b      	lsrs	r3, r3, #21
 8004c50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c54:	fb02 f303 	mul.w	r3, r2, r3
 8004c58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c62:	d112      	bne.n	8004c8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2180      	movs	r1, #128	; 0x80
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f7ff ff78 	bl	8004b64 <SPI_WaitFlagStateUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d016      	beq.n	8004ca8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c7e:	f043 0220 	orr.w	r2, r3, #32
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e00f      	b.n	8004caa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00a      	beq.n	8004ca6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca0:	2b80      	cmp	r3, #128	; 0x80
 8004ca2:	d0f2      	beq.n	8004c8a <SPI_EndRxTxTransaction+0x52>
 8004ca4:	e000      	b.n	8004ca8 <SPI_EndRxTxTransaction+0x70>
        break;
 8004ca6:	bf00      	nop
  }

  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3718      	adds	r7, #24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20000014 	.word	0x20000014
 8004cb8:	165e9f81 	.word	0x165e9f81

08004cbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e03f      	b.n	8004d4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fd ff20 	bl	8002b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2224      	movs	r2, #36	; 0x24
 8004cec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f97d 	bl	8005000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	4613      	mov	r3, r2
 8004d64:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b20      	cmp	r3, #32
 8004d70:	d166      	bne.n	8004e40 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d002      	beq.n	8004d7e <HAL_UART_Receive_DMA+0x26>
 8004d78:	88fb      	ldrh	r3, [r7, #6]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e05f      	b.n	8004e42 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d101      	bne.n	8004d90 <HAL_UART_Receive_DMA+0x38>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e058      	b.n	8004e42 <HAL_UART_Receive_DMA+0xea>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	88fa      	ldrh	r2, [r7, #6]
 8004da2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2222      	movs	r2, #34	; 0x22
 8004dae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db6:	4a25      	ldr	r2, [pc, #148]	; (8004e4c <HAL_UART_Receive_DMA+0xf4>)
 8004db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dbe:	4a24      	ldr	r2, [pc, #144]	; (8004e50 <HAL_UART_Receive_DMA+0xf8>)
 8004dc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc6:	4a23      	ldr	r2, [pc, #140]	; (8004e54 <HAL_UART_Receive_DMA+0xfc>)
 8004dc8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dce:	2200      	movs	r2, #0
 8004dd0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8004dd2:	f107 0308 	add.w	r3, r7, #8
 8004dd6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3304      	adds	r3, #4
 8004de2:	4619      	mov	r1, r3
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	88fb      	ldrh	r3, [r7, #6]
 8004dea:	f7fe f9c5 	bl	8003178 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004dee:	2300      	movs	r3, #0
 8004df0:	613b      	str	r3, [r7, #16]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	613b      	str	r3, [r7, #16]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	613b      	str	r3, [r7, #16]
 8004e02:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e1a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	695a      	ldr	r2, [r3, #20]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f042 0201 	orr.w	r2, r2, #1
 8004e2a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695a      	ldr	r2, [r3, #20]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e3a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	e000      	b.n	8004e42 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004e40:	2302      	movs	r3, #2
  }
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	08004e81 	.word	0x08004e81
 8004e50:	08004ee9 	.word	0x08004ee9
 8004e54:	08004f05 	.word	0x08004f05

08004e58 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d11e      	bne.n	8004eda <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eb0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	695a      	ldr	r2, [r3, #20]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 0201 	bic.w	r2, r2, #1
 8004ec0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695a      	ldr	r2, [r3, #20]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f7fd fb36 	bl	800254c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ee0:	bf00      	nop
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f7ff ffae 	bl	8004e58 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efc:	bf00      	nop
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f20:	2b80      	cmp	r3, #128	; 0x80
 8004f22:	bf0c      	ite	eq
 8004f24:	2301      	moveq	r3, #1
 8004f26:	2300      	movne	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b21      	cmp	r3, #33	; 0x21
 8004f36:	d108      	bne.n	8004f4a <UART_DMAError+0x46>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d005      	beq.n	8004f4a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	2200      	movs	r2, #0
 8004f42:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004f44:	68b8      	ldr	r0, [r7, #8]
 8004f46:	f000 f827 	bl	8004f98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f54:	2b40      	cmp	r3, #64	; 0x40
 8004f56:	bf0c      	ite	eq
 8004f58:	2301      	moveq	r3, #1
 8004f5a:	2300      	movne	r3, #0
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b22      	cmp	r3, #34	; 0x22
 8004f6a:	d108      	bne.n	8004f7e <UART_DMAError+0x7a>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d005      	beq.n	8004f7e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	2200      	movs	r2, #0
 8004f76:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004f78:	68b8      	ldr	r0, [r7, #8]
 8004f7a:	f000 f823 	bl	8004fc4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f82:	f043 0210 	orr.w	r2, r3, #16
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f8a:	68b8      	ldr	r0, [r7, #8]
 8004f8c:	f7ff ff6e 	bl	8004e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f90:	bf00      	nop
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68da      	ldr	r2, [r3, #12]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004fae:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004fda:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695a      	ldr	r2, [r3, #20]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0201 	bic.w	r2, r2, #1
 8004fea:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005004:	b085      	sub	sp, #20
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68da      	ldr	r2, [r3, #12]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	431a      	orrs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	4313      	orrs	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005042:	f023 030c 	bic.w	r3, r3, #12
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	68f9      	ldr	r1, [r7, #12]
 800504c:	430b      	orrs	r3, r1
 800504e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800506e:	f040 818b 	bne.w	8005388 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4ac1      	ldr	r2, [pc, #772]	; (800537c <UART_SetConfig+0x37c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d005      	beq.n	8005088 <UART_SetConfig+0x88>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4abf      	ldr	r2, [pc, #764]	; (8005380 <UART_SetConfig+0x380>)
 8005082:	4293      	cmp	r3, r2
 8005084:	f040 80bd 	bne.w	8005202 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005088:	f7ff fa9c 	bl	80045c4 <HAL_RCC_GetPCLK2Freq>
 800508c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	461d      	mov	r5, r3
 8005092:	f04f 0600 	mov.w	r6, #0
 8005096:	46a8      	mov	r8, r5
 8005098:	46b1      	mov	r9, r6
 800509a:	eb18 0308 	adds.w	r3, r8, r8
 800509e:	eb49 0409 	adc.w	r4, r9, r9
 80050a2:	4698      	mov	r8, r3
 80050a4:	46a1      	mov	r9, r4
 80050a6:	eb18 0805 	adds.w	r8, r8, r5
 80050aa:	eb49 0906 	adc.w	r9, r9, r6
 80050ae:	f04f 0100 	mov.w	r1, #0
 80050b2:	f04f 0200 	mov.w	r2, #0
 80050b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050c2:	4688      	mov	r8, r1
 80050c4:	4691      	mov	r9, r2
 80050c6:	eb18 0005 	adds.w	r0, r8, r5
 80050ca:	eb49 0106 	adc.w	r1, r9, r6
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	461d      	mov	r5, r3
 80050d4:	f04f 0600 	mov.w	r6, #0
 80050d8:	196b      	adds	r3, r5, r5
 80050da:	eb46 0406 	adc.w	r4, r6, r6
 80050de:	461a      	mov	r2, r3
 80050e0:	4623      	mov	r3, r4
 80050e2:	f7fb fc8f 	bl	8000a04 <__aeabi_uldivmod>
 80050e6:	4603      	mov	r3, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	461a      	mov	r2, r3
 80050ec:	4ba5      	ldr	r3, [pc, #660]	; (8005384 <UART_SetConfig+0x384>)
 80050ee:	fba3 2302 	umull	r2, r3, r3, r2
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	461d      	mov	r5, r3
 80050fc:	f04f 0600 	mov.w	r6, #0
 8005100:	46a9      	mov	r9, r5
 8005102:	46b2      	mov	sl, r6
 8005104:	eb19 0309 	adds.w	r3, r9, r9
 8005108:	eb4a 040a 	adc.w	r4, sl, sl
 800510c:	4699      	mov	r9, r3
 800510e:	46a2      	mov	sl, r4
 8005110:	eb19 0905 	adds.w	r9, r9, r5
 8005114:	eb4a 0a06 	adc.w	sl, sl, r6
 8005118:	f04f 0100 	mov.w	r1, #0
 800511c:	f04f 0200 	mov.w	r2, #0
 8005120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005124:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005128:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800512c:	4689      	mov	r9, r1
 800512e:	4692      	mov	sl, r2
 8005130:	eb19 0005 	adds.w	r0, r9, r5
 8005134:	eb4a 0106 	adc.w	r1, sl, r6
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	461d      	mov	r5, r3
 800513e:	f04f 0600 	mov.w	r6, #0
 8005142:	196b      	adds	r3, r5, r5
 8005144:	eb46 0406 	adc.w	r4, r6, r6
 8005148:	461a      	mov	r2, r3
 800514a:	4623      	mov	r3, r4
 800514c:	f7fb fc5a 	bl	8000a04 <__aeabi_uldivmod>
 8005150:	4603      	mov	r3, r0
 8005152:	460c      	mov	r4, r1
 8005154:	461a      	mov	r2, r3
 8005156:	4b8b      	ldr	r3, [pc, #556]	; (8005384 <UART_SetConfig+0x384>)
 8005158:	fba3 1302 	umull	r1, r3, r3, r2
 800515c:	095b      	lsrs	r3, r3, #5
 800515e:	2164      	movs	r1, #100	; 0x64
 8005160:	fb01 f303 	mul.w	r3, r1, r3
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	3332      	adds	r3, #50	; 0x32
 800516a:	4a86      	ldr	r2, [pc, #536]	; (8005384 <UART_SetConfig+0x384>)
 800516c:	fba2 2303 	umull	r2, r3, r2, r3
 8005170:	095b      	lsrs	r3, r3, #5
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005178:	4498      	add	r8, r3
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	461d      	mov	r5, r3
 800517e:	f04f 0600 	mov.w	r6, #0
 8005182:	46a9      	mov	r9, r5
 8005184:	46b2      	mov	sl, r6
 8005186:	eb19 0309 	adds.w	r3, r9, r9
 800518a:	eb4a 040a 	adc.w	r4, sl, sl
 800518e:	4699      	mov	r9, r3
 8005190:	46a2      	mov	sl, r4
 8005192:	eb19 0905 	adds.w	r9, r9, r5
 8005196:	eb4a 0a06 	adc.w	sl, sl, r6
 800519a:	f04f 0100 	mov.w	r1, #0
 800519e:	f04f 0200 	mov.w	r2, #0
 80051a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051ae:	4689      	mov	r9, r1
 80051b0:	4692      	mov	sl, r2
 80051b2:	eb19 0005 	adds.w	r0, r9, r5
 80051b6:	eb4a 0106 	adc.w	r1, sl, r6
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	461d      	mov	r5, r3
 80051c0:	f04f 0600 	mov.w	r6, #0
 80051c4:	196b      	adds	r3, r5, r5
 80051c6:	eb46 0406 	adc.w	r4, r6, r6
 80051ca:	461a      	mov	r2, r3
 80051cc:	4623      	mov	r3, r4
 80051ce:	f7fb fc19 	bl	8000a04 <__aeabi_uldivmod>
 80051d2:	4603      	mov	r3, r0
 80051d4:	460c      	mov	r4, r1
 80051d6:	461a      	mov	r2, r3
 80051d8:	4b6a      	ldr	r3, [pc, #424]	; (8005384 <UART_SetConfig+0x384>)
 80051da:	fba3 1302 	umull	r1, r3, r3, r2
 80051de:	095b      	lsrs	r3, r3, #5
 80051e0:	2164      	movs	r1, #100	; 0x64
 80051e2:	fb01 f303 	mul.w	r3, r1, r3
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	3332      	adds	r3, #50	; 0x32
 80051ec:	4a65      	ldr	r2, [pc, #404]	; (8005384 <UART_SetConfig+0x384>)
 80051ee:	fba2 2303 	umull	r2, r3, r2, r3
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	f003 0207 	and.w	r2, r3, #7
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4442      	add	r2, r8
 80051fe:	609a      	str	r2, [r3, #8]
 8005200:	e26f      	b.n	80056e2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005202:	f7ff f9cb 	bl	800459c <HAL_RCC_GetPCLK1Freq>
 8005206:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	461d      	mov	r5, r3
 800520c:	f04f 0600 	mov.w	r6, #0
 8005210:	46a8      	mov	r8, r5
 8005212:	46b1      	mov	r9, r6
 8005214:	eb18 0308 	adds.w	r3, r8, r8
 8005218:	eb49 0409 	adc.w	r4, r9, r9
 800521c:	4698      	mov	r8, r3
 800521e:	46a1      	mov	r9, r4
 8005220:	eb18 0805 	adds.w	r8, r8, r5
 8005224:	eb49 0906 	adc.w	r9, r9, r6
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005234:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005238:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800523c:	4688      	mov	r8, r1
 800523e:	4691      	mov	r9, r2
 8005240:	eb18 0005 	adds.w	r0, r8, r5
 8005244:	eb49 0106 	adc.w	r1, r9, r6
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	461d      	mov	r5, r3
 800524e:	f04f 0600 	mov.w	r6, #0
 8005252:	196b      	adds	r3, r5, r5
 8005254:	eb46 0406 	adc.w	r4, r6, r6
 8005258:	461a      	mov	r2, r3
 800525a:	4623      	mov	r3, r4
 800525c:	f7fb fbd2 	bl	8000a04 <__aeabi_uldivmod>
 8005260:	4603      	mov	r3, r0
 8005262:	460c      	mov	r4, r1
 8005264:	461a      	mov	r2, r3
 8005266:	4b47      	ldr	r3, [pc, #284]	; (8005384 <UART_SetConfig+0x384>)
 8005268:	fba3 2302 	umull	r2, r3, r3, r2
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	461d      	mov	r5, r3
 8005276:	f04f 0600 	mov.w	r6, #0
 800527a:	46a9      	mov	r9, r5
 800527c:	46b2      	mov	sl, r6
 800527e:	eb19 0309 	adds.w	r3, r9, r9
 8005282:	eb4a 040a 	adc.w	r4, sl, sl
 8005286:	4699      	mov	r9, r3
 8005288:	46a2      	mov	sl, r4
 800528a:	eb19 0905 	adds.w	r9, r9, r5
 800528e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005292:	f04f 0100 	mov.w	r1, #0
 8005296:	f04f 0200 	mov.w	r2, #0
 800529a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800529e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052a6:	4689      	mov	r9, r1
 80052a8:	4692      	mov	sl, r2
 80052aa:	eb19 0005 	adds.w	r0, r9, r5
 80052ae:	eb4a 0106 	adc.w	r1, sl, r6
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	461d      	mov	r5, r3
 80052b8:	f04f 0600 	mov.w	r6, #0
 80052bc:	196b      	adds	r3, r5, r5
 80052be:	eb46 0406 	adc.w	r4, r6, r6
 80052c2:	461a      	mov	r2, r3
 80052c4:	4623      	mov	r3, r4
 80052c6:	f7fb fb9d 	bl	8000a04 <__aeabi_uldivmod>
 80052ca:	4603      	mov	r3, r0
 80052cc:	460c      	mov	r4, r1
 80052ce:	461a      	mov	r2, r3
 80052d0:	4b2c      	ldr	r3, [pc, #176]	; (8005384 <UART_SetConfig+0x384>)
 80052d2:	fba3 1302 	umull	r1, r3, r3, r2
 80052d6:	095b      	lsrs	r3, r3, #5
 80052d8:	2164      	movs	r1, #100	; 0x64
 80052da:	fb01 f303 	mul.w	r3, r1, r3
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	00db      	lsls	r3, r3, #3
 80052e2:	3332      	adds	r3, #50	; 0x32
 80052e4:	4a27      	ldr	r2, [pc, #156]	; (8005384 <UART_SetConfig+0x384>)
 80052e6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052f2:	4498      	add	r8, r3
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	461d      	mov	r5, r3
 80052f8:	f04f 0600 	mov.w	r6, #0
 80052fc:	46a9      	mov	r9, r5
 80052fe:	46b2      	mov	sl, r6
 8005300:	eb19 0309 	adds.w	r3, r9, r9
 8005304:	eb4a 040a 	adc.w	r4, sl, sl
 8005308:	4699      	mov	r9, r3
 800530a:	46a2      	mov	sl, r4
 800530c:	eb19 0905 	adds.w	r9, r9, r5
 8005310:	eb4a 0a06 	adc.w	sl, sl, r6
 8005314:	f04f 0100 	mov.w	r1, #0
 8005318:	f04f 0200 	mov.w	r2, #0
 800531c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005320:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005324:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005328:	4689      	mov	r9, r1
 800532a:	4692      	mov	sl, r2
 800532c:	eb19 0005 	adds.w	r0, r9, r5
 8005330:	eb4a 0106 	adc.w	r1, sl, r6
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	461d      	mov	r5, r3
 800533a:	f04f 0600 	mov.w	r6, #0
 800533e:	196b      	adds	r3, r5, r5
 8005340:	eb46 0406 	adc.w	r4, r6, r6
 8005344:	461a      	mov	r2, r3
 8005346:	4623      	mov	r3, r4
 8005348:	f7fb fb5c 	bl	8000a04 <__aeabi_uldivmod>
 800534c:	4603      	mov	r3, r0
 800534e:	460c      	mov	r4, r1
 8005350:	461a      	mov	r2, r3
 8005352:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <UART_SetConfig+0x384>)
 8005354:	fba3 1302 	umull	r1, r3, r3, r2
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	2164      	movs	r1, #100	; 0x64
 800535c:	fb01 f303 	mul.w	r3, r1, r3
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	3332      	adds	r3, #50	; 0x32
 8005366:	4a07      	ldr	r2, [pc, #28]	; (8005384 <UART_SetConfig+0x384>)
 8005368:	fba2 2303 	umull	r2, r3, r2, r3
 800536c:	095b      	lsrs	r3, r3, #5
 800536e:	f003 0207 	and.w	r2, r3, #7
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4442      	add	r2, r8
 8005378:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800537a:	e1b2      	b.n	80056e2 <UART_SetConfig+0x6e2>
 800537c:	40011000 	.word	0x40011000
 8005380:	40011400 	.word	0x40011400
 8005384:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4ad7      	ldr	r2, [pc, #860]	; (80056ec <UART_SetConfig+0x6ec>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d005      	beq.n	800539e <UART_SetConfig+0x39e>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4ad6      	ldr	r2, [pc, #856]	; (80056f0 <UART_SetConfig+0x6f0>)
 8005398:	4293      	cmp	r3, r2
 800539a:	f040 80d1 	bne.w	8005540 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800539e:	f7ff f911 	bl	80045c4 <HAL_RCC_GetPCLK2Freq>
 80053a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	469a      	mov	sl, r3
 80053a8:	f04f 0b00 	mov.w	fp, #0
 80053ac:	46d0      	mov	r8, sl
 80053ae:	46d9      	mov	r9, fp
 80053b0:	eb18 0308 	adds.w	r3, r8, r8
 80053b4:	eb49 0409 	adc.w	r4, r9, r9
 80053b8:	4698      	mov	r8, r3
 80053ba:	46a1      	mov	r9, r4
 80053bc:	eb18 080a 	adds.w	r8, r8, sl
 80053c0:	eb49 090b 	adc.w	r9, r9, fp
 80053c4:	f04f 0100 	mov.w	r1, #0
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80053d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80053d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80053d8:	4688      	mov	r8, r1
 80053da:	4691      	mov	r9, r2
 80053dc:	eb1a 0508 	adds.w	r5, sl, r8
 80053e0:	eb4b 0609 	adc.w	r6, fp, r9
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4619      	mov	r1, r3
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	f04f 0300 	mov.w	r3, #0
 80053f2:	f04f 0400 	mov.w	r4, #0
 80053f6:	0094      	lsls	r4, r2, #2
 80053f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053fc:	008b      	lsls	r3, r1, #2
 80053fe:	461a      	mov	r2, r3
 8005400:	4623      	mov	r3, r4
 8005402:	4628      	mov	r0, r5
 8005404:	4631      	mov	r1, r6
 8005406:	f7fb fafd 	bl	8000a04 <__aeabi_uldivmod>
 800540a:	4603      	mov	r3, r0
 800540c:	460c      	mov	r4, r1
 800540e:	461a      	mov	r2, r3
 8005410:	4bb8      	ldr	r3, [pc, #736]	; (80056f4 <UART_SetConfig+0x6f4>)
 8005412:	fba3 2302 	umull	r2, r3, r3, r2
 8005416:	095b      	lsrs	r3, r3, #5
 8005418:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	469b      	mov	fp, r3
 8005420:	f04f 0c00 	mov.w	ip, #0
 8005424:	46d9      	mov	r9, fp
 8005426:	46e2      	mov	sl, ip
 8005428:	eb19 0309 	adds.w	r3, r9, r9
 800542c:	eb4a 040a 	adc.w	r4, sl, sl
 8005430:	4699      	mov	r9, r3
 8005432:	46a2      	mov	sl, r4
 8005434:	eb19 090b 	adds.w	r9, r9, fp
 8005438:	eb4a 0a0c 	adc.w	sl, sl, ip
 800543c:	f04f 0100 	mov.w	r1, #0
 8005440:	f04f 0200 	mov.w	r2, #0
 8005444:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005448:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800544c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005450:	4689      	mov	r9, r1
 8005452:	4692      	mov	sl, r2
 8005454:	eb1b 0509 	adds.w	r5, fp, r9
 8005458:	eb4c 060a 	adc.w	r6, ip, sl
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	4619      	mov	r1, r3
 8005462:	f04f 0200 	mov.w	r2, #0
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	f04f 0400 	mov.w	r4, #0
 800546e:	0094      	lsls	r4, r2, #2
 8005470:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005474:	008b      	lsls	r3, r1, #2
 8005476:	461a      	mov	r2, r3
 8005478:	4623      	mov	r3, r4
 800547a:	4628      	mov	r0, r5
 800547c:	4631      	mov	r1, r6
 800547e:	f7fb fac1 	bl	8000a04 <__aeabi_uldivmod>
 8005482:	4603      	mov	r3, r0
 8005484:	460c      	mov	r4, r1
 8005486:	461a      	mov	r2, r3
 8005488:	4b9a      	ldr	r3, [pc, #616]	; (80056f4 <UART_SetConfig+0x6f4>)
 800548a:	fba3 1302 	umull	r1, r3, r3, r2
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	2164      	movs	r1, #100	; 0x64
 8005492:	fb01 f303 	mul.w	r3, r1, r3
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	3332      	adds	r3, #50	; 0x32
 800549c:	4a95      	ldr	r2, [pc, #596]	; (80056f4 <UART_SetConfig+0x6f4>)
 800549e:	fba2 2303 	umull	r2, r3, r2, r3
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054a8:	4498      	add	r8, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	469b      	mov	fp, r3
 80054ae:	f04f 0c00 	mov.w	ip, #0
 80054b2:	46d9      	mov	r9, fp
 80054b4:	46e2      	mov	sl, ip
 80054b6:	eb19 0309 	adds.w	r3, r9, r9
 80054ba:	eb4a 040a 	adc.w	r4, sl, sl
 80054be:	4699      	mov	r9, r3
 80054c0:	46a2      	mov	sl, r4
 80054c2:	eb19 090b 	adds.w	r9, r9, fp
 80054c6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80054ca:	f04f 0100 	mov.w	r1, #0
 80054ce:	f04f 0200 	mov.w	r2, #0
 80054d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054de:	4689      	mov	r9, r1
 80054e0:	4692      	mov	sl, r2
 80054e2:	eb1b 0509 	adds.w	r5, fp, r9
 80054e6:	eb4c 060a 	adc.w	r6, ip, sl
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	4619      	mov	r1, r3
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f04f 0300 	mov.w	r3, #0
 80054f8:	f04f 0400 	mov.w	r4, #0
 80054fc:	0094      	lsls	r4, r2, #2
 80054fe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005502:	008b      	lsls	r3, r1, #2
 8005504:	461a      	mov	r2, r3
 8005506:	4623      	mov	r3, r4
 8005508:	4628      	mov	r0, r5
 800550a:	4631      	mov	r1, r6
 800550c:	f7fb fa7a 	bl	8000a04 <__aeabi_uldivmod>
 8005510:	4603      	mov	r3, r0
 8005512:	460c      	mov	r4, r1
 8005514:	461a      	mov	r2, r3
 8005516:	4b77      	ldr	r3, [pc, #476]	; (80056f4 <UART_SetConfig+0x6f4>)
 8005518:	fba3 1302 	umull	r1, r3, r3, r2
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	2164      	movs	r1, #100	; 0x64
 8005520:	fb01 f303 	mul.w	r3, r1, r3
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	3332      	adds	r3, #50	; 0x32
 800552a:	4a72      	ldr	r2, [pc, #456]	; (80056f4 <UART_SetConfig+0x6f4>)
 800552c:	fba2 2303 	umull	r2, r3, r2, r3
 8005530:	095b      	lsrs	r3, r3, #5
 8005532:	f003 020f 	and.w	r2, r3, #15
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4442      	add	r2, r8
 800553c:	609a      	str	r2, [r3, #8]
 800553e:	e0d0      	b.n	80056e2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005540:	f7ff f82c 	bl	800459c <HAL_RCC_GetPCLK1Freq>
 8005544:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	469a      	mov	sl, r3
 800554a:	f04f 0b00 	mov.w	fp, #0
 800554e:	46d0      	mov	r8, sl
 8005550:	46d9      	mov	r9, fp
 8005552:	eb18 0308 	adds.w	r3, r8, r8
 8005556:	eb49 0409 	adc.w	r4, r9, r9
 800555a:	4698      	mov	r8, r3
 800555c:	46a1      	mov	r9, r4
 800555e:	eb18 080a 	adds.w	r8, r8, sl
 8005562:	eb49 090b 	adc.w	r9, r9, fp
 8005566:	f04f 0100 	mov.w	r1, #0
 800556a:	f04f 0200 	mov.w	r2, #0
 800556e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005572:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005576:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800557a:	4688      	mov	r8, r1
 800557c:	4691      	mov	r9, r2
 800557e:	eb1a 0508 	adds.w	r5, sl, r8
 8005582:	eb4b 0609 	adc.w	r6, fp, r9
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	4619      	mov	r1, r3
 800558c:	f04f 0200 	mov.w	r2, #0
 8005590:	f04f 0300 	mov.w	r3, #0
 8005594:	f04f 0400 	mov.w	r4, #0
 8005598:	0094      	lsls	r4, r2, #2
 800559a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800559e:	008b      	lsls	r3, r1, #2
 80055a0:	461a      	mov	r2, r3
 80055a2:	4623      	mov	r3, r4
 80055a4:	4628      	mov	r0, r5
 80055a6:	4631      	mov	r1, r6
 80055a8:	f7fb fa2c 	bl	8000a04 <__aeabi_uldivmod>
 80055ac:	4603      	mov	r3, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	461a      	mov	r2, r3
 80055b2:	4b50      	ldr	r3, [pc, #320]	; (80056f4 <UART_SetConfig+0x6f4>)
 80055b4:	fba3 2302 	umull	r2, r3, r3, r2
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	469b      	mov	fp, r3
 80055c2:	f04f 0c00 	mov.w	ip, #0
 80055c6:	46d9      	mov	r9, fp
 80055c8:	46e2      	mov	sl, ip
 80055ca:	eb19 0309 	adds.w	r3, r9, r9
 80055ce:	eb4a 040a 	adc.w	r4, sl, sl
 80055d2:	4699      	mov	r9, r3
 80055d4:	46a2      	mov	sl, r4
 80055d6:	eb19 090b 	adds.w	r9, r9, fp
 80055da:	eb4a 0a0c 	adc.w	sl, sl, ip
 80055de:	f04f 0100 	mov.w	r1, #0
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055f2:	4689      	mov	r9, r1
 80055f4:	4692      	mov	sl, r2
 80055f6:	eb1b 0509 	adds.w	r5, fp, r9
 80055fa:	eb4c 060a 	adc.w	r6, ip, sl
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	4619      	mov	r1, r3
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	f04f 0400 	mov.w	r4, #0
 8005610:	0094      	lsls	r4, r2, #2
 8005612:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005616:	008b      	lsls	r3, r1, #2
 8005618:	461a      	mov	r2, r3
 800561a:	4623      	mov	r3, r4
 800561c:	4628      	mov	r0, r5
 800561e:	4631      	mov	r1, r6
 8005620:	f7fb f9f0 	bl	8000a04 <__aeabi_uldivmod>
 8005624:	4603      	mov	r3, r0
 8005626:	460c      	mov	r4, r1
 8005628:	461a      	mov	r2, r3
 800562a:	4b32      	ldr	r3, [pc, #200]	; (80056f4 <UART_SetConfig+0x6f4>)
 800562c:	fba3 1302 	umull	r1, r3, r3, r2
 8005630:	095b      	lsrs	r3, r3, #5
 8005632:	2164      	movs	r1, #100	; 0x64
 8005634:	fb01 f303 	mul.w	r3, r1, r3
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	3332      	adds	r3, #50	; 0x32
 800563e:	4a2d      	ldr	r2, [pc, #180]	; (80056f4 <UART_SetConfig+0x6f4>)
 8005640:	fba2 2303 	umull	r2, r3, r2, r3
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800564a:	4498      	add	r8, r3
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	469b      	mov	fp, r3
 8005650:	f04f 0c00 	mov.w	ip, #0
 8005654:	46d9      	mov	r9, fp
 8005656:	46e2      	mov	sl, ip
 8005658:	eb19 0309 	adds.w	r3, r9, r9
 800565c:	eb4a 040a 	adc.w	r4, sl, sl
 8005660:	4699      	mov	r9, r3
 8005662:	46a2      	mov	sl, r4
 8005664:	eb19 090b 	adds.w	r9, r9, fp
 8005668:	eb4a 0a0c 	adc.w	sl, sl, ip
 800566c:	f04f 0100 	mov.w	r1, #0
 8005670:	f04f 0200 	mov.w	r2, #0
 8005674:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005678:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800567c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005680:	4689      	mov	r9, r1
 8005682:	4692      	mov	sl, r2
 8005684:	eb1b 0509 	adds.w	r5, fp, r9
 8005688:	eb4c 060a 	adc.w	r6, ip, sl
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	4619      	mov	r1, r3
 8005692:	f04f 0200 	mov.w	r2, #0
 8005696:	f04f 0300 	mov.w	r3, #0
 800569a:	f04f 0400 	mov.w	r4, #0
 800569e:	0094      	lsls	r4, r2, #2
 80056a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80056a4:	008b      	lsls	r3, r1, #2
 80056a6:	461a      	mov	r2, r3
 80056a8:	4623      	mov	r3, r4
 80056aa:	4628      	mov	r0, r5
 80056ac:	4631      	mov	r1, r6
 80056ae:	f7fb f9a9 	bl	8000a04 <__aeabi_uldivmod>
 80056b2:	4603      	mov	r3, r0
 80056b4:	460c      	mov	r4, r1
 80056b6:	461a      	mov	r2, r3
 80056b8:	4b0e      	ldr	r3, [pc, #56]	; (80056f4 <UART_SetConfig+0x6f4>)
 80056ba:	fba3 1302 	umull	r1, r3, r3, r2
 80056be:	095b      	lsrs	r3, r3, #5
 80056c0:	2164      	movs	r1, #100	; 0x64
 80056c2:	fb01 f303 	mul.w	r3, r1, r3
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	011b      	lsls	r3, r3, #4
 80056ca:	3332      	adds	r3, #50	; 0x32
 80056cc:	4a09      	ldr	r2, [pc, #36]	; (80056f4 <UART_SetConfig+0x6f4>)
 80056ce:	fba2 2303 	umull	r2, r3, r2, r3
 80056d2:	095b      	lsrs	r3, r3, #5
 80056d4:	f003 020f 	and.w	r2, r3, #15
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4442      	add	r2, r8
 80056de:	609a      	str	r2, [r3, #8]
}
 80056e0:	e7ff      	b.n	80056e2 <UART_SetConfig+0x6e2>
 80056e2:	bf00      	nop
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ec:	40011000 	.word	0x40011000
 80056f0:	40011400 	.word	0x40011400
 80056f4:	51eb851f 	.word	0x51eb851f

080056f8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b089      	sub	sp, #36	; 0x24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	fa93 f3a3 	rbit	r3, r3
 8005712:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	fab3 f383 	clz	r3, r3
 800571a:	b2db      	uxtb	r3, r3
 800571c:	005b      	lsls	r3, r3, #1
 800571e:	2103      	movs	r1, #3
 8005720:	fa01 f303 	lsl.w	r3, r1, r3
 8005724:	43db      	mvns	r3, r3
 8005726:	401a      	ands	r2, r3
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	fa93 f3a3 	rbit	r3, r3
 8005732:	61bb      	str	r3, [r7, #24]
  return result;
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	fab3 f383 	clz	r3, r3
 800573a:	b2db      	uxtb	r3, r3
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	6879      	ldr	r1, [r7, #4]
 8005740:	fa01 f303 	lsl.w	r3, r1, r3
 8005744:	431a      	orrs	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	601a      	str	r2, [r3, #0]
}
 800574a:	bf00      	nop
 800574c:	3724      	adds	r7, #36	; 0x24
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8005756:	b480      	push	{r7}
 8005758:	b085      	sub	sp, #20
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	43db      	mvns	r3, r3
 800576a:	401a      	ands	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	6879      	ldr	r1, [r7, #4]
 8005770:	fb01 f303 	mul.w	r3, r1, r3
 8005774:	431a      	orrs	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	605a      	str	r2, [r3, #4]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8005786:	b480      	push	{r7}
 8005788:	b089      	sub	sp, #36	; 0x24
 800578a:	af00      	add	r7, sp, #0
 800578c:	60f8      	str	r0, [r7, #12]
 800578e:	60b9      	str	r1, [r7, #8]
 8005790:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	689a      	ldr	r2, [r3, #8]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	fa93 f3a3 	rbit	r3, r3
 80057a0:	613b      	str	r3, [r7, #16]
  return result;
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	fab3 f383 	clz	r3, r3
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	2103      	movs	r1, #3
 80057ae:	fa01 f303 	lsl.w	r3, r1, r3
 80057b2:	43db      	mvns	r3, r3
 80057b4:	401a      	ands	r2, r3
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	fa93 f3a3 	rbit	r3, r3
 80057c0:	61bb      	str	r3, [r7, #24]
  return result;
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	fab3 f383 	clz	r3, r3
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	005b      	lsls	r3, r3, #1
 80057cc:	6879      	ldr	r1, [r7, #4]
 80057ce:	fa01 f303 	lsl.w	r3, r1, r3
 80057d2:	431a      	orrs	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80057d8:	bf00      	nop
 80057da:	3724      	adds	r7, #36	; 0x24
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b089      	sub	sp, #36	; 0x24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	68da      	ldr	r2, [r3, #12]
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	fa93 f3a3 	rbit	r3, r3
 80057fe:	613b      	str	r3, [r7, #16]
  return result;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	fab3 f383 	clz	r3, r3
 8005806:	b2db      	uxtb	r3, r3
 8005808:	005b      	lsls	r3, r3, #1
 800580a:	2103      	movs	r1, #3
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	43db      	mvns	r3, r3
 8005812:	401a      	ands	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	fa93 f3a3 	rbit	r3, r3
 800581e:	61bb      	str	r3, [r7, #24]
  return result;
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	fab3 f383 	clz	r3, r3
 8005826:	b2db      	uxtb	r3, r3
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	fa01 f303 	lsl.w	r3, r1, r3
 8005830:	431a      	orrs	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	60da      	str	r2, [r3, #12]
}
 8005836:	bf00      	nop
 8005838:	3724      	adds	r7, #36	; 0x24
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005842:	b480      	push	{r7}
 8005844:	b089      	sub	sp, #36	; 0x24
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1a      	ldr	r2, [r3, #32]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	fa93 f3a3 	rbit	r3, r3
 800585c:	613b      	str	r3, [r7, #16]
  return result;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	fab3 f383 	clz	r3, r3
 8005864:	b2db      	uxtb	r3, r3
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	210f      	movs	r1, #15
 800586a:	fa01 f303 	lsl.w	r3, r1, r3
 800586e:	43db      	mvns	r3, r3
 8005870:	401a      	ands	r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	fa93 f3a3 	rbit	r3, r3
 800587c:	61bb      	str	r3, [r7, #24]
  return result;
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	fab3 f383 	clz	r3, r3
 8005884:	b2db      	uxtb	r3, r3
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	fa01 f303 	lsl.w	r3, r1, r3
 800588e:	431a      	orrs	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005894:	bf00      	nop
 8005896:	3724      	adds	r7, #36	; 0x24
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b089      	sub	sp, #36	; 0x24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	0a1b      	lsrs	r3, r3, #8
 80058b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	fa93 f3a3 	rbit	r3, r3
 80058bc:	613b      	str	r3, [r7, #16]
  return result;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	fab3 f383 	clz	r3, r3
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	210f      	movs	r1, #15
 80058ca:	fa01 f303 	lsl.w	r3, r1, r3
 80058ce:	43db      	mvns	r3, r3
 80058d0:	401a      	ands	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	0a1b      	lsrs	r3, r3, #8
 80058d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	fa93 f3a3 	rbit	r3, r3
 80058de:	61bb      	str	r3, [r7, #24]
  return result;
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	fab3 f383 	clz	r3, r3
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	6879      	ldr	r1, [r7, #4]
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	431a      	orrs	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80058f6:	bf00      	nop
 80058f8:	3724      	adds	r7, #36	; 0x24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr

08005902 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b088      	sub	sp, #32
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
 800590a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800590c:	2300      	movs	r3, #0
 800590e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8005910:	2300      	movs	r3, #0
 8005912:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	fa93 f3a3 	rbit	r3, r3
 8005920:	613b      	str	r3, [r7, #16]
  return result;
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	fab3 f383 	clz	r3, r3
 8005928:	b2db      	uxtb	r3, r3
 800592a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800592c:	e050      	b.n	80059d0 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	2101      	movs	r1, #1
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	fa01 f303 	lsl.w	r3, r1, r3
 800593a:	4013      	ands	r3, r2
 800593c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d042      	beq.n	80059ca <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d003      	beq.n	8005954 <LL_GPIO_Init+0x52>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	2b02      	cmp	r3, #2
 8005952:	d10d      	bne.n	8005970 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	461a      	mov	r2, r3
 800595a:	69b9      	ldr	r1, [r7, #24]
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7ff ff12 	bl	8005786 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	461a      	mov	r2, r3
 8005968:	69b9      	ldr	r1, [r7, #24]
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7ff fef3 	bl	8005756 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	461a      	mov	r2, r3
 8005976:	69b9      	ldr	r1, [r7, #24]
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f7ff ff33 	bl	80057e4 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	2b02      	cmp	r3, #2
 8005984:	d11a      	bne.n	80059bc <LL_GPIO_Init+0xba>
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	fa93 f3a3 	rbit	r3, r3
 8005990:	60bb      	str	r3, [r7, #8]
  return result;
 8005992:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005994:	fab3 f383 	clz	r3, r3
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b07      	cmp	r3, #7
 800599c:	d807      	bhi.n	80059ae <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	461a      	mov	r2, r3
 80059a4:	69b9      	ldr	r1, [r7, #24]
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7ff ff4b 	bl	8005842 <LL_GPIO_SetAFPin_0_7>
 80059ac:	e006      	b.n	80059bc <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	461a      	mov	r2, r3
 80059b4:	69b9      	ldr	r1, [r7, #24]
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7ff ff72 	bl	80058a0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	461a      	mov	r2, r3
 80059c2:	69b9      	ldr	r1, [r7, #24]
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f7ff fe97 	bl	80056f8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	3301      	adds	r3, #1
 80059ce:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	fa22 f303 	lsr.w	r3, r2, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1a7      	bne.n	800592e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3720      	adds	r7, #32
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <LL_SPI_IsEnabled>:
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f8:	2b40      	cmp	r3, #64	; 0x40
 80059fa:	d101      	bne.n	8005a00 <LL_SPI_IsEnabled+0x18>
 80059fc:	2301      	movs	r3, #1
 80059fe:	e000      	b.n	8005a02 <LL_SPI_IsEnabled+0x1a>
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <LL_SPI_SetCRCPolynomial>:
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b083      	sub	sp, #12
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
 8005a16:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	611a      	str	r2, [r3, #16]
}
 8005a22:	bf00      	nop
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b084      	sub	sp, #16
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f7ff ffd3 	bl	80059e8 <LL_SPI_IsEnabled>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d139      	bne.n	8005abc <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a50:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	6811      	ldr	r1, [r2, #0]
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	6852      	ldr	r2, [r2, #4]
 8005a5c:	4311      	orrs	r1, r2
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	6892      	ldr	r2, [r2, #8]
 8005a62:	4311      	orrs	r1, r2
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	68d2      	ldr	r2, [r2, #12]
 8005a68:	4311      	orrs	r1, r2
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	6912      	ldr	r2, [r2, #16]
 8005a6e:	4311      	orrs	r1, r2
 8005a70:	683a      	ldr	r2, [r7, #0]
 8005a72:	6952      	ldr	r2, [r2, #20]
 8005a74:	4311      	orrs	r1, r2
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	6992      	ldr	r2, [r2, #24]
 8005a7a:	4311      	orrs	r1, r2
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	69d2      	ldr	r2, [r2, #28]
 8005a80:	4311      	orrs	r1, r2
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	6a12      	ldr	r2, [r2, #32]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f023 0204 	bic.w	r2, r3, #4
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	0c1b      	lsrs	r3, r3, #16
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aaa:	d105      	bne.n	8005ab8 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7ff ffab 	bl	8005a0e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	61da      	str	r2, [r3, #28]
  return status;
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <__errno>:
 8005ad4:	4b01      	ldr	r3, [pc, #4]	; (8005adc <__errno+0x8>)
 8005ad6:	6818      	ldr	r0, [r3, #0]
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20000020 	.word	0x20000020

08005ae0 <__libc_init_array>:
 8005ae0:	b570      	push	{r4, r5, r6, lr}
 8005ae2:	4e0d      	ldr	r6, [pc, #52]	; (8005b18 <__libc_init_array+0x38>)
 8005ae4:	4c0d      	ldr	r4, [pc, #52]	; (8005b1c <__libc_init_array+0x3c>)
 8005ae6:	1ba4      	subs	r4, r4, r6
 8005ae8:	10a4      	asrs	r4, r4, #2
 8005aea:	2500      	movs	r5, #0
 8005aec:	42a5      	cmp	r5, r4
 8005aee:	d109      	bne.n	8005b04 <__libc_init_array+0x24>
 8005af0:	4e0b      	ldr	r6, [pc, #44]	; (8005b20 <__libc_init_array+0x40>)
 8005af2:	4c0c      	ldr	r4, [pc, #48]	; (8005b24 <__libc_init_array+0x44>)
 8005af4:	f000 fff6 	bl	8006ae4 <_init>
 8005af8:	1ba4      	subs	r4, r4, r6
 8005afa:	10a4      	asrs	r4, r4, #2
 8005afc:	2500      	movs	r5, #0
 8005afe:	42a5      	cmp	r5, r4
 8005b00:	d105      	bne.n	8005b0e <__libc_init_array+0x2e>
 8005b02:	bd70      	pop	{r4, r5, r6, pc}
 8005b04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b08:	4798      	blx	r3
 8005b0a:	3501      	adds	r5, #1
 8005b0c:	e7ee      	b.n	8005aec <__libc_init_array+0xc>
 8005b0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b12:	4798      	blx	r3
 8005b14:	3501      	adds	r5, #1
 8005b16:	e7f2      	b.n	8005afe <__libc_init_array+0x1e>
 8005b18:	08006b70 	.word	0x08006b70
 8005b1c:	08006b70 	.word	0x08006b70
 8005b20:	08006b70 	.word	0x08006b70
 8005b24:	08006b74 	.word	0x08006b74

08005b28 <memset>:
 8005b28:	4402      	add	r2, r0
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d100      	bne.n	8005b32 <memset+0xa>
 8005b30:	4770      	bx	lr
 8005b32:	f803 1b01 	strb.w	r1, [r3], #1
 8005b36:	e7f9      	b.n	8005b2c <memset+0x4>

08005b38 <asinf>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	ed2d 8b02 	vpush	{d8}
 8005b3e:	4c27      	ldr	r4, [pc, #156]	; (8005bdc <asinf+0xa4>)
 8005b40:	b08a      	sub	sp, #40	; 0x28
 8005b42:	eeb0 8a40 	vmov.f32	s16, s0
 8005b46:	f000 f9b5 	bl	8005eb4 <__ieee754_asinf>
 8005b4a:	f994 3000 	ldrsb.w	r3, [r4]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	eef0 8a40 	vmov.f32	s17, s0
 8005b54:	d03c      	beq.n	8005bd0 <asinf+0x98>
 8005b56:	eeb4 8a48 	vcmp.f32	s16, s16
 8005b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b5e:	d637      	bvs.n	8005bd0 <asinf+0x98>
 8005b60:	eeb0 0a48 	vmov.f32	s0, s16
 8005b64:	f000 fee0 	bl	8006928 <fabsf>
 8005b68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005b6c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	dd2c      	ble.n	8005bd0 <asinf+0x98>
 8005b76:	2301      	movs	r3, #1
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	4b19      	ldr	r3, [pc, #100]	; (8005be0 <asinf+0xa8>)
 8005b7c:	9301      	str	r3, [sp, #4]
 8005b7e:	ee18 0a10 	vmov	r0, s16
 8005b82:	2300      	movs	r3, #0
 8005b84:	9308      	str	r3, [sp, #32]
 8005b86:	f7fa fc83 	bl	8000490 <__aeabi_f2d>
 8005b8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b92:	4814      	ldr	r0, [pc, #80]	; (8005be4 <asinf+0xac>)
 8005b94:	f000 fdec 	bl	8006770 <nan>
 8005b98:	f994 3000 	ldrsb.w	r3, [r4]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8005ba2:	d104      	bne.n	8005bae <asinf+0x76>
 8005ba4:	f7ff ff96 	bl	8005ad4 <__errno>
 8005ba8:	2321      	movs	r3, #33	; 0x21
 8005baa:	6003      	str	r3, [r0, #0]
 8005bac:	e004      	b.n	8005bb8 <asinf+0x80>
 8005bae:	4668      	mov	r0, sp
 8005bb0:	f000 fdd9 	bl	8006766 <matherr>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d0f5      	beq.n	8005ba4 <asinf+0x6c>
 8005bb8:	9b08      	ldr	r3, [sp, #32]
 8005bba:	b11b      	cbz	r3, 8005bc4 <asinf+0x8c>
 8005bbc:	f7ff ff8a 	bl	8005ad4 <__errno>
 8005bc0:	9b08      	ldr	r3, [sp, #32]
 8005bc2:	6003      	str	r3, [r0, #0]
 8005bc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bc8:	f7fa fecc 	bl	8000964 <__aeabi_d2f>
 8005bcc:	ee08 0a90 	vmov	s17, r0
 8005bd0:	eeb0 0a68 	vmov.f32	s0, s17
 8005bd4:	b00a      	add	sp, #40	; 0x28
 8005bd6:	ecbd 8b02 	vpop	{d8}
 8005bda:	bd10      	pop	{r4, pc}
 8005bdc:	20000084 	.word	0x20000084
 8005be0:	08006b1c 	.word	0x08006b1c
 8005be4:	08006b21 	.word	0x08006b21

08005be8 <atan2f>:
 8005be8:	f000 ba4c 	b.w	8006084 <__ieee754_atan2f>

08005bec <powf>:
 8005bec:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8005bf0:	ed2d 8b04 	vpush	{d8-d9}
 8005bf4:	4ca7      	ldr	r4, [pc, #668]	; (8005e94 <powf+0x2a8>)
 8005bf6:	b08a      	sub	sp, #40	; 0x28
 8005bf8:	eef0 8a40 	vmov.f32	s17, s0
 8005bfc:	eeb0 8a60 	vmov.f32	s16, s1
 8005c00:	f000 faee 	bl	80061e0 <__ieee754_powf>
 8005c04:	f994 5000 	ldrsb.w	r5, [r4]
 8005c08:	1c6b      	adds	r3, r5, #1
 8005c0a:	eeb0 9a40 	vmov.f32	s18, s0
 8005c0e:	4626      	mov	r6, r4
 8005c10:	d05f      	beq.n	8005cd2 <powf+0xe6>
 8005c12:	eeb4 8a48 	vcmp.f32	s16, s16
 8005c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c1a:	d65a      	bvs.n	8005cd2 <powf+0xe6>
 8005c1c:	eef4 8a68 	vcmp.f32	s17, s17
 8005c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c24:	d721      	bvc.n	8005c6a <powf+0x7e>
 8005c26:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c2e:	d150      	bne.n	8005cd2 <powf+0xe6>
 8005c30:	2301      	movs	r3, #1
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	4b98      	ldr	r3, [pc, #608]	; (8005e98 <powf+0x2ac>)
 8005c36:	9301      	str	r3, [sp, #4]
 8005c38:	ee18 0a90 	vmov	r0, s17
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	9308      	str	r3, [sp, #32]
 8005c40:	f7fa fc26 	bl	8000490 <__aeabi_f2d>
 8005c44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c48:	ee18 0a10 	vmov	r0, s16
 8005c4c:	f7fa fc20 	bl	8000490 <__aeabi_f2d>
 8005c50:	4b92      	ldr	r3, [pc, #584]	; (8005e9c <powf+0x2b0>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	2d02      	cmp	r5, #2
 8005c56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c5e:	d032      	beq.n	8005cc6 <powf+0xda>
 8005c60:	4668      	mov	r0, sp
 8005c62:	f000 fd80 	bl	8006766 <matherr>
 8005c66:	bb40      	cbnz	r0, 8005cba <powf+0xce>
 8005c68:	e065      	b.n	8005d36 <powf+0x14a>
 8005c6a:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8005ea0 <powf+0x2b4>
 8005c6e:	eef4 8a69 	vcmp.f32	s17, s19
 8005c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c76:	d163      	bne.n	8005d40 <powf+0x154>
 8005c78:	eeb4 8a69 	vcmp.f32	s16, s19
 8005c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c80:	d12e      	bne.n	8005ce0 <powf+0xf4>
 8005c82:	2301      	movs	r3, #1
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	4b84      	ldr	r3, [pc, #528]	; (8005e98 <powf+0x2ac>)
 8005c88:	9301      	str	r3, [sp, #4]
 8005c8a:	ee18 0a90 	vmov	r0, s17
 8005c8e:	2300      	movs	r3, #0
 8005c90:	9308      	str	r3, [sp, #32]
 8005c92:	f7fa fbfd 	bl	8000490 <__aeabi_f2d>
 8005c96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c9a:	ee18 0a10 	vmov	r0, s16
 8005c9e:	f7fa fbf7 	bl	8000490 <__aeabi_f2d>
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005caa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cae:	2d00      	cmp	r5, #0
 8005cb0:	d0d6      	beq.n	8005c60 <powf+0x74>
 8005cb2:	4b7a      	ldr	r3, [pc, #488]	; (8005e9c <powf+0x2b0>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cba:	9b08      	ldr	r3, [sp, #32]
 8005cbc:	b11b      	cbz	r3, 8005cc6 <powf+0xda>
 8005cbe:	f7ff ff09 	bl	8005ad4 <__errno>
 8005cc2:	9b08      	ldr	r3, [sp, #32]
 8005cc4:	6003      	str	r3, [r0, #0]
 8005cc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cca:	f7fa fe4b 	bl	8000964 <__aeabi_d2f>
 8005cce:	ee09 0a10 	vmov	s18, r0
 8005cd2:	eeb0 0a49 	vmov.f32	s0, s18
 8005cd6:	b00a      	add	sp, #40	; 0x28
 8005cd8:	ecbd 8b04 	vpop	{d8-d9}
 8005cdc:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005ce0:	eeb0 0a48 	vmov.f32	s0, s16
 8005ce4:	f000 fe27 	bl	8006936 <finitef>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	d0f2      	beq.n	8005cd2 <powf+0xe6>
 8005cec:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cf4:	d5ed      	bpl.n	8005cd2 <powf+0xe6>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	4b67      	ldr	r3, [pc, #412]	; (8005e98 <powf+0x2ac>)
 8005cfc:	9301      	str	r3, [sp, #4]
 8005cfe:	ee18 0a90 	vmov	r0, s17
 8005d02:	2300      	movs	r3, #0
 8005d04:	9308      	str	r3, [sp, #32]
 8005d06:	f7fa fbc3 	bl	8000490 <__aeabi_f2d>
 8005d0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d0e:	ee18 0a10 	vmov	r0, s16
 8005d12:	f7fa fbbd 	bl	8000490 <__aeabi_f2d>
 8005d16:	f994 3000 	ldrsb.w	r3, [r4]
 8005d1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d1e:	b923      	cbnz	r3, 8005d2a <powf+0x13e>
 8005d20:	2200      	movs	r2, #0
 8005d22:	2300      	movs	r3, #0
 8005d24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d28:	e79a      	b.n	8005c60 <powf+0x74>
 8005d2a:	495e      	ldr	r1, [pc, #376]	; (8005ea4 <powf+0x2b8>)
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d194      	bne.n	8005c60 <powf+0x74>
 8005d36:	f7ff fecd 	bl	8005ad4 <__errno>
 8005d3a:	2321      	movs	r3, #33	; 0x21
 8005d3c:	6003      	str	r3, [r0, #0]
 8005d3e:	e7bc      	b.n	8005cba <powf+0xce>
 8005d40:	f000 fdf9 	bl	8006936 <finitef>
 8005d44:	4605      	mov	r5, r0
 8005d46:	2800      	cmp	r0, #0
 8005d48:	d173      	bne.n	8005e32 <powf+0x246>
 8005d4a:	eeb0 0a68 	vmov.f32	s0, s17
 8005d4e:	f000 fdf2 	bl	8006936 <finitef>
 8005d52:	2800      	cmp	r0, #0
 8005d54:	d06d      	beq.n	8005e32 <powf+0x246>
 8005d56:	eeb0 0a48 	vmov.f32	s0, s16
 8005d5a:	f000 fdec 	bl	8006936 <finitef>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	d067      	beq.n	8005e32 <powf+0x246>
 8005d62:	ee18 0a90 	vmov	r0, s17
 8005d66:	f7fa fb93 	bl	8000490 <__aeabi_f2d>
 8005d6a:	4680      	mov	r8, r0
 8005d6c:	ee18 0a10 	vmov	r0, s16
 8005d70:	4689      	mov	r9, r1
 8005d72:	f7fa fb8d 	bl	8000490 <__aeabi_f2d>
 8005d76:	eeb4 9a49 	vcmp.f32	s18, s18
 8005d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d7e:	f994 4000 	ldrsb.w	r4, [r4]
 8005d82:	4b45      	ldr	r3, [pc, #276]	; (8005e98 <powf+0x2ac>)
 8005d84:	d713      	bvc.n	8005dae <powf+0x1c2>
 8005d86:	2201      	movs	r2, #1
 8005d88:	e9cd 2300 	strd	r2, r3, [sp]
 8005d8c:	9508      	str	r5, [sp, #32]
 8005d8e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005d92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d96:	2c00      	cmp	r4, #0
 8005d98:	d0c2      	beq.n	8005d20 <powf+0x134>
 8005d9a:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8005d9e:	ee17 0a90 	vmov	r0, s15
 8005da2:	f7fa fb75 	bl	8000490 <__aeabi_f2d>
 8005da6:	2c02      	cmp	r4, #2
 8005da8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dac:	e7c2      	b.n	8005d34 <powf+0x148>
 8005dae:	2203      	movs	r2, #3
 8005db0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005db4:	e9cd 2300 	strd	r2, r3, [sp]
 8005db8:	9508      	str	r5, [sp, #32]
 8005dba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005dc2:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005dc6:	b9fc      	cbnz	r4, 8005e08 <powf+0x21c>
 8005dc8:	4b37      	ldr	r3, [pc, #220]	; (8005ea8 <powf+0x2bc>)
 8005dca:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8005dce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005dda:	d553      	bpl.n	8005e84 <powf+0x298>
 8005ddc:	eeb0 0a48 	vmov.f32	s0, s16
 8005de0:	f000 fdba 	bl	8006958 <rintf>
 8005de4:	eeb4 0a48 	vcmp.f32	s0, s16
 8005de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dec:	d004      	beq.n	8005df8 <powf+0x20c>
 8005dee:	4b2f      	ldr	r3, [pc, #188]	; (8005eac <powf+0x2c0>)
 8005df0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005df4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005df8:	f996 3000 	ldrsb.w	r3, [r6]
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d141      	bne.n	8005e84 <powf+0x298>
 8005e00:	f7ff fe68 	bl	8005ad4 <__errno>
 8005e04:	2322      	movs	r3, #34	; 0x22
 8005e06:	e799      	b.n	8005d3c <powf+0x150>
 8005e08:	4b29      	ldr	r3, [pc, #164]	; (8005eb0 <powf+0x2c4>)
 8005e0a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8005e0e:	2200      	movs	r2, #0
 8005e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e18:	d5ee      	bpl.n	8005df8 <powf+0x20c>
 8005e1a:	eeb0 0a48 	vmov.f32	s0, s16
 8005e1e:	f000 fd9b 	bl	8006958 <rintf>
 8005e22:	eeb4 0a48 	vcmp.f32	s0, s16
 8005e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2a:	d0e5      	beq.n	8005df8 <powf+0x20c>
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4b1d      	ldr	r3, [pc, #116]	; (8005ea4 <powf+0x2b8>)
 8005e30:	e7e0      	b.n	8005df4 <powf+0x208>
 8005e32:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8005e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e3a:	f47f af4a 	bne.w	8005cd2 <powf+0xe6>
 8005e3e:	eeb0 0a68 	vmov.f32	s0, s17
 8005e42:	f000 fd78 	bl	8006936 <finitef>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	f43f af43 	beq.w	8005cd2 <powf+0xe6>
 8005e4c:	eeb0 0a48 	vmov.f32	s0, s16
 8005e50:	f000 fd71 	bl	8006936 <finitef>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	f43f af3c 	beq.w	8005cd2 <powf+0xe6>
 8005e5a:	2304      	movs	r3, #4
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <powf+0x2ac>)
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	ee18 0a90 	vmov	r0, s17
 8005e66:	2300      	movs	r3, #0
 8005e68:	9308      	str	r3, [sp, #32]
 8005e6a:	f7fa fb11 	bl	8000490 <__aeabi_f2d>
 8005e6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e72:	ee18 0a10 	vmov	r0, s16
 8005e76:	f7fa fb0b 	bl	8000490 <__aeabi_f2d>
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e80:	2300      	movs	r3, #0
 8005e82:	e7b7      	b.n	8005df4 <powf+0x208>
 8005e84:	4668      	mov	r0, sp
 8005e86:	f000 fc6e 	bl	8006766 <matherr>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f47f af15 	bne.w	8005cba <powf+0xce>
 8005e90:	e7b6      	b.n	8005e00 <powf+0x214>
 8005e92:	bf00      	nop
 8005e94:	20000084 	.word	0x20000084
 8005e98:	08006b22 	.word	0x08006b22
 8005e9c:	3ff00000 	.word	0x3ff00000
 8005ea0:	00000000 	.word	0x00000000
 8005ea4:	fff00000 	.word	0xfff00000
 8005ea8:	47efffff 	.word	0x47efffff
 8005eac:	c7efffff 	.word	0xc7efffff
 8005eb0:	7ff00000 	.word	0x7ff00000

08005eb4 <__ieee754_asinf>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	ee10 5a10 	vmov	r5, s0
 8005eba:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8005ebe:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8005ec2:	ed2d 8b04 	vpush	{d8-d9}
 8005ec6:	d10c      	bne.n	8005ee2 <__ieee754_asinf+0x2e>
 8005ec8:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8006044 <__ieee754_asinf+0x190>
 8005ecc:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8006048 <__ieee754_asinf+0x194>
 8005ed0:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005ed4:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005ed8:	eeb0 0a67 	vmov.f32	s0, s15
 8005edc:	ecbd 8b04 	vpop	{d8-d9}
 8005ee0:	bd38      	pop	{r3, r4, r5, pc}
 8005ee2:	dd04      	ble.n	8005eee <__ieee754_asinf+0x3a>
 8005ee4:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005ee8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8005eec:	e7f6      	b.n	8005edc <__ieee754_asinf+0x28>
 8005eee:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8005ef2:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8005ef6:	da0b      	bge.n	8005f10 <__ieee754_asinf+0x5c>
 8005ef8:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8005efc:	da52      	bge.n	8005fa4 <__ieee754_asinf+0xf0>
 8005efe:	eddf 7a53 	vldr	s15, [pc, #332]	; 800604c <__ieee754_asinf+0x198>
 8005f02:	ee70 7a27 	vadd.f32	s15, s0, s15
 8005f06:	eef4 7ae8 	vcmpe.f32	s15, s17
 8005f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f0e:	dce5      	bgt.n	8005edc <__ieee754_asinf+0x28>
 8005f10:	f000 fd0a 	bl	8006928 <fabsf>
 8005f14:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8005f18:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8005f1c:	ee20 8a08 	vmul.f32	s16, s0, s16
 8005f20:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8006050 <__ieee754_asinf+0x19c>
 8005f24:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8006054 <__ieee754_asinf+0x1a0>
 8005f28:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 8006058 <__ieee754_asinf+0x1a4>
 8005f2c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8005f30:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800605c <__ieee754_asinf+0x1a8>
 8005f34:	eee7 7a08 	vfma.f32	s15, s14, s16
 8005f38:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006060 <__ieee754_asinf+0x1ac>
 8005f3c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8005f40:	eddf 7a48 	vldr	s15, [pc, #288]	; 8006064 <__ieee754_asinf+0x1b0>
 8005f44:	eee7 7a08 	vfma.f32	s15, s14, s16
 8005f48:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8006068 <__ieee754_asinf+0x1b4>
 8005f4c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8005f50:	eddf 7a46 	vldr	s15, [pc, #280]	; 800606c <__ieee754_asinf+0x1b8>
 8005f54:	eee8 7a07 	vfma.f32	s15, s16, s14
 8005f58:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006070 <__ieee754_asinf+0x1bc>
 8005f5c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8005f60:	eddf 7a44 	vldr	s15, [pc, #272]	; 8006074 <__ieee754_asinf+0x1c0>
 8005f64:	eee7 7a08 	vfma.f32	s15, s14, s16
 8005f68:	eeb0 0a48 	vmov.f32	s0, s16
 8005f6c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8005f70:	f000 fbf6 	bl	8006760 <__ieee754_sqrtf>
 8005f74:	4b40      	ldr	r3, [pc, #256]	; (8006078 <__ieee754_asinf+0x1c4>)
 8005f76:	ee29 9a08 	vmul.f32	s18, s18, s16
 8005f7a:	429c      	cmp	r4, r3
 8005f7c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8005f80:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8005f84:	dd3d      	ble.n	8006002 <__ieee754_asinf+0x14e>
 8005f86:	eea0 0a06 	vfma.f32	s0, s0, s12
 8005f8a:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800607c <__ieee754_asinf+0x1c8>
 8005f8e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005f92:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8006048 <__ieee754_asinf+0x194>
 8005f96:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005f9a:	2d00      	cmp	r5, #0
 8005f9c:	bfd8      	it	le
 8005f9e:	eeb1 0a40 	vnegle.f32	s0, s0
 8005fa2:	e79b      	b.n	8005edc <__ieee754_asinf+0x28>
 8005fa4:	ee60 7a00 	vmul.f32	s15, s0, s0
 8005fa8:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006050 <__ieee754_asinf+0x19c>
 8005fac:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006054 <__ieee754_asinf+0x1a0>
 8005fb0:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8006068 <__ieee754_asinf+0x1b4>
 8005fb4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8005fb8:	eddf 6a28 	vldr	s13, [pc, #160]	; 800605c <__ieee754_asinf+0x1a8>
 8005fbc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8005fc0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8006060 <__ieee754_asinf+0x1ac>
 8005fc4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005fc8:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006064 <__ieee754_asinf+0x1b0>
 8005fcc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8005fd0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8006058 <__ieee754_asinf+0x1a4>
 8005fd4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005fd8:	eddf 6a24 	vldr	s13, [pc, #144]	; 800606c <__ieee754_asinf+0x1b8>
 8005fdc:	eee7 6a86 	vfma.f32	s13, s15, s12
 8005fe0:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8006070 <__ieee754_asinf+0x1bc>
 8005fe4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8005fe8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8006074 <__ieee754_asinf+0x1c0>
 8005fec:	eee6 6a27 	vfma.f32	s13, s12, s15
 8005ff0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ff4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8005ff8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8005ffc:	eea0 0a27 	vfma.f32	s0, s0, s15
 8006000:	e76c      	b.n	8005edc <__ieee754_asinf+0x28>
 8006002:	ee10 3a10 	vmov	r3, s0
 8006006:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800600a:	f023 030f 	bic.w	r3, r3, #15
 800600e:	ee07 3a90 	vmov	s15, r3
 8006012:	eef1 6a67 	vneg.f32	s13, s15
 8006016:	eea6 8aa7 	vfma.f32	s16, s13, s15
 800601a:	ee70 5a00 	vadd.f32	s11, s0, s0
 800601e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006022:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006044 <__ieee754_asinf+0x190>
 8006026:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800602a:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8006080 <__ieee754_asinf+0x1cc>
 800602e:	eee5 7a47 	vfms.f32	s15, s10, s14
 8006032:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8006036:	eeb0 6a40 	vmov.f32	s12, s0
 800603a:	eea6 6a87 	vfma.f32	s12, s13, s14
 800603e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006042:	e7a8      	b.n	8005f96 <__ieee754_asinf+0xe2>
 8006044:	b33bbd2e 	.word	0xb33bbd2e
 8006048:	3fc90fdb 	.word	0x3fc90fdb
 800604c:	7149f2ca 	.word	0x7149f2ca
 8006050:	3811ef08 	.word	0x3811ef08
 8006054:	3a4f7f04 	.word	0x3a4f7f04
 8006058:	3e2aaaab 	.word	0x3e2aaaab
 800605c:	bd241146 	.word	0xbd241146
 8006060:	3e4e0aa8 	.word	0x3e4e0aa8
 8006064:	bea6b090 	.word	0xbea6b090
 8006068:	3d9dc62e 	.word	0x3d9dc62e
 800606c:	bf303361 	.word	0xbf303361
 8006070:	4001572d 	.word	0x4001572d
 8006074:	c019d139 	.word	0xc019d139
 8006078:	3f799999 	.word	0x3f799999
 800607c:	333bbd2e 	.word	0x333bbd2e
 8006080:	3f490fdb 	.word	0x3f490fdb

08006084 <__ieee754_atan2f>:
 8006084:	ee10 2a90 	vmov	r2, s1
 8006088:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800608c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006090:	b510      	push	{r4, lr}
 8006092:	eef0 7a40 	vmov.f32	s15, s0
 8006096:	dc06      	bgt.n	80060a6 <__ieee754_atan2f+0x22>
 8006098:	ee10 0a10 	vmov	r0, s0
 800609c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80060a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80060a4:	dd04      	ble.n	80060b0 <__ieee754_atan2f+0x2c>
 80060a6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80060aa:	eeb0 0a67 	vmov.f32	s0, s15
 80060ae:	bd10      	pop	{r4, pc}
 80060b0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80060b4:	d103      	bne.n	80060be <__ieee754_atan2f+0x3a>
 80060b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ba:	f000 bb61 	b.w	8006780 <atanf>
 80060be:	1794      	asrs	r4, r2, #30
 80060c0:	f004 0402 	and.w	r4, r4, #2
 80060c4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80060c8:	b943      	cbnz	r3, 80060dc <__ieee754_atan2f+0x58>
 80060ca:	2c02      	cmp	r4, #2
 80060cc:	d06e      	beq.n	80061ac <__ieee754_atan2f+0x128>
 80060ce:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80061b4 <__ieee754_atan2f+0x130>
 80060d2:	2c03      	cmp	r4, #3
 80060d4:	bf08      	it	eq
 80060d6:	eef0 7a47 	vmoveq.f32	s15, s14
 80060da:	e7e6      	b.n	80060aa <__ieee754_atan2f+0x26>
 80060dc:	b941      	cbnz	r1, 80060f0 <__ieee754_atan2f+0x6c>
 80060de:	eddf 7a36 	vldr	s15, [pc, #216]	; 80061b8 <__ieee754_atan2f+0x134>
 80060e2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80061bc <__ieee754_atan2f+0x138>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	bfb8      	it	lt
 80060ea:	eef0 7a47 	vmovlt.f32	s15, s14
 80060ee:	e7dc      	b.n	80060aa <__ieee754_atan2f+0x26>
 80060f0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80060f4:	d122      	bne.n	800613c <__ieee754_atan2f+0xb8>
 80060f6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80060fa:	d112      	bne.n	8006122 <__ieee754_atan2f+0x9e>
 80060fc:	2c02      	cmp	r4, #2
 80060fe:	d00a      	beq.n	8006116 <__ieee754_atan2f+0x92>
 8006100:	2c03      	cmp	r4, #3
 8006102:	d00b      	beq.n	800611c <__ieee754_atan2f+0x98>
 8006104:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80061c0 <__ieee754_atan2f+0x13c>
 8006108:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80061c4 <__ieee754_atan2f+0x140>
 800610c:	2c01      	cmp	r4, #1
 800610e:	bf18      	it	ne
 8006110:	eef0 7a47 	vmovne.f32	s15, s14
 8006114:	e7c9      	b.n	80060aa <__ieee754_atan2f+0x26>
 8006116:	eddf 7a2c 	vldr	s15, [pc, #176]	; 80061c8 <__ieee754_atan2f+0x144>
 800611a:	e7c6      	b.n	80060aa <__ieee754_atan2f+0x26>
 800611c:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80061cc <__ieee754_atan2f+0x148>
 8006120:	e7c3      	b.n	80060aa <__ieee754_atan2f+0x26>
 8006122:	2c02      	cmp	r4, #2
 8006124:	d042      	beq.n	80061ac <__ieee754_atan2f+0x128>
 8006126:	2c03      	cmp	r4, #3
 8006128:	d005      	beq.n	8006136 <__ieee754_atan2f+0xb2>
 800612a:	2c01      	cmp	r4, #1
 800612c:	eddf 7a28 	vldr	s15, [pc, #160]	; 80061d0 <__ieee754_atan2f+0x14c>
 8006130:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80061d4 <__ieee754_atan2f+0x150>
 8006134:	e7eb      	b.n	800610e <__ieee754_atan2f+0x8a>
 8006136:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80061b4 <__ieee754_atan2f+0x130>
 800613a:	e7b6      	b.n	80060aa <__ieee754_atan2f+0x26>
 800613c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006140:	d0cd      	beq.n	80060de <__ieee754_atan2f+0x5a>
 8006142:	1a5b      	subs	r3, r3, r1
 8006144:	15db      	asrs	r3, r3, #23
 8006146:	2b3c      	cmp	r3, #60	; 0x3c
 8006148:	dc1a      	bgt.n	8006180 <__ieee754_atan2f+0xfc>
 800614a:	2a00      	cmp	r2, #0
 800614c:	da01      	bge.n	8006152 <__ieee754_atan2f+0xce>
 800614e:	333c      	adds	r3, #60	; 0x3c
 8006150:	db19      	blt.n	8006186 <__ieee754_atan2f+0x102>
 8006152:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006156:	f000 fbe7 	bl	8006928 <fabsf>
 800615a:	f000 fb11 	bl	8006780 <atanf>
 800615e:	eef0 7a40 	vmov.f32	s15, s0
 8006162:	2c01      	cmp	r4, #1
 8006164:	d012      	beq.n	800618c <__ieee754_atan2f+0x108>
 8006166:	2c02      	cmp	r4, #2
 8006168:	d017      	beq.n	800619a <__ieee754_atan2f+0x116>
 800616a:	2c00      	cmp	r4, #0
 800616c:	d09d      	beq.n	80060aa <__ieee754_atan2f+0x26>
 800616e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80061d8 <__ieee754_atan2f+0x154>
 8006172:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006176:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80061dc <__ieee754_atan2f+0x158>
 800617a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800617e:	e794      	b.n	80060aa <__ieee754_atan2f+0x26>
 8006180:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80061b8 <__ieee754_atan2f+0x134>
 8006184:	e7ed      	b.n	8006162 <__ieee754_atan2f+0xde>
 8006186:	eddf 7a13 	vldr	s15, [pc, #76]	; 80061d4 <__ieee754_atan2f+0x150>
 800618a:	e7ea      	b.n	8006162 <__ieee754_atan2f+0xde>
 800618c:	ee17 3a90 	vmov	r3, s15
 8006190:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006194:	ee07 3a90 	vmov	s15, r3
 8006198:	e787      	b.n	80060aa <__ieee754_atan2f+0x26>
 800619a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80061d8 <__ieee754_atan2f+0x154>
 800619e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061a2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80061dc <__ieee754_atan2f+0x158>
 80061a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061aa:	e77e      	b.n	80060aa <__ieee754_atan2f+0x26>
 80061ac:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80061dc <__ieee754_atan2f+0x158>
 80061b0:	e77b      	b.n	80060aa <__ieee754_atan2f+0x26>
 80061b2:	bf00      	nop
 80061b4:	c0490fdb 	.word	0xc0490fdb
 80061b8:	3fc90fdb 	.word	0x3fc90fdb
 80061bc:	bfc90fdb 	.word	0xbfc90fdb
 80061c0:	bf490fdb 	.word	0xbf490fdb
 80061c4:	3f490fdb 	.word	0x3f490fdb
 80061c8:	4016cbe4 	.word	0x4016cbe4
 80061cc:	c016cbe4 	.word	0xc016cbe4
 80061d0:	80000000 	.word	0x80000000
 80061d4:	00000000 	.word	0x00000000
 80061d8:	33bbbd2e 	.word	0x33bbbd2e
 80061dc:	40490fdb 	.word	0x40490fdb

080061e0 <__ieee754_powf>:
 80061e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e4:	ee10 5a90 	vmov	r5, s1
 80061e8:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 80061ec:	ed2d 8b02 	vpush	{d8}
 80061f0:	eeb0 8a40 	vmov.f32	s16, s0
 80061f4:	eef0 8a60 	vmov.f32	s17, s1
 80061f8:	f000 8293 	beq.w	8006722 <__ieee754_powf+0x542>
 80061fc:	ee10 8a10 	vmov	r8, s0
 8006200:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006204:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006208:	dc06      	bgt.n	8006218 <__ieee754_powf+0x38>
 800620a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800620e:	dd0a      	ble.n	8006226 <__ieee754_powf+0x46>
 8006210:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006214:	f000 8285 	beq.w	8006722 <__ieee754_powf+0x542>
 8006218:	ecbd 8b02 	vpop	{d8}
 800621c:	48d9      	ldr	r0, [pc, #868]	; (8006584 <__ieee754_powf+0x3a4>)
 800621e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006222:	f000 bb93 	b.w	800694c <nanf>
 8006226:	f1b8 0f00 	cmp.w	r8, #0
 800622a:	da1d      	bge.n	8006268 <__ieee754_powf+0x88>
 800622c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8006230:	da2c      	bge.n	800628c <__ieee754_powf+0xac>
 8006232:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006236:	db30      	blt.n	800629a <__ieee754_powf+0xba>
 8006238:	15fb      	asrs	r3, r7, #23
 800623a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800623e:	fa47 f603 	asr.w	r6, r7, r3
 8006242:	fa06 f303 	lsl.w	r3, r6, r3
 8006246:	42bb      	cmp	r3, r7
 8006248:	d127      	bne.n	800629a <__ieee754_powf+0xba>
 800624a:	f006 0601 	and.w	r6, r6, #1
 800624e:	f1c6 0602 	rsb	r6, r6, #2
 8006252:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006256:	d122      	bne.n	800629e <__ieee754_powf+0xbe>
 8006258:	2d00      	cmp	r5, #0
 800625a:	f280 8268 	bge.w	800672e <__ieee754_powf+0x54e>
 800625e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006262:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006266:	e00d      	b.n	8006284 <__ieee754_powf+0xa4>
 8006268:	2600      	movs	r6, #0
 800626a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800626e:	d1f0      	bne.n	8006252 <__ieee754_powf+0x72>
 8006270:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006274:	f000 8255 	beq.w	8006722 <__ieee754_powf+0x542>
 8006278:	dd0a      	ble.n	8006290 <__ieee754_powf+0xb0>
 800627a:	2d00      	cmp	r5, #0
 800627c:	f280 8254 	bge.w	8006728 <__ieee754_powf+0x548>
 8006280:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8006588 <__ieee754_powf+0x3a8>
 8006284:	ecbd 8b02 	vpop	{d8}
 8006288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800628c:	2602      	movs	r6, #2
 800628e:	e7ec      	b.n	800626a <__ieee754_powf+0x8a>
 8006290:	2d00      	cmp	r5, #0
 8006292:	daf5      	bge.n	8006280 <__ieee754_powf+0xa0>
 8006294:	eeb1 0a68 	vneg.f32	s0, s17
 8006298:	e7f4      	b.n	8006284 <__ieee754_powf+0xa4>
 800629a:	2600      	movs	r6, #0
 800629c:	e7d9      	b.n	8006252 <__ieee754_powf+0x72>
 800629e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80062a2:	d102      	bne.n	80062aa <__ieee754_powf+0xca>
 80062a4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80062a8:	e7ec      	b.n	8006284 <__ieee754_powf+0xa4>
 80062aa:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80062ae:	eeb0 0a48 	vmov.f32	s0, s16
 80062b2:	d108      	bne.n	80062c6 <__ieee754_powf+0xe6>
 80062b4:	f1b8 0f00 	cmp.w	r8, #0
 80062b8:	db05      	blt.n	80062c6 <__ieee754_powf+0xe6>
 80062ba:	ecbd 8b02 	vpop	{d8}
 80062be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062c2:	f000 ba4d 	b.w	8006760 <__ieee754_sqrtf>
 80062c6:	f000 fb2f 	bl	8006928 <fabsf>
 80062ca:	b124      	cbz	r4, 80062d6 <__ieee754_powf+0xf6>
 80062cc:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 80062d0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80062d4:	d117      	bne.n	8006306 <__ieee754_powf+0x126>
 80062d6:	2d00      	cmp	r5, #0
 80062d8:	bfbc      	itt	lt
 80062da:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80062de:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80062e2:	f1b8 0f00 	cmp.w	r8, #0
 80062e6:	dacd      	bge.n	8006284 <__ieee754_powf+0xa4>
 80062e8:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 80062ec:	ea54 0306 	orrs.w	r3, r4, r6
 80062f0:	d104      	bne.n	80062fc <__ieee754_powf+0x11c>
 80062f2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80062f6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80062fa:	e7c3      	b.n	8006284 <__ieee754_powf+0xa4>
 80062fc:	2e01      	cmp	r6, #1
 80062fe:	d1c1      	bne.n	8006284 <__ieee754_powf+0xa4>
 8006300:	eeb1 0a40 	vneg.f32	s0, s0
 8006304:	e7be      	b.n	8006284 <__ieee754_powf+0xa4>
 8006306:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800630a:	3801      	subs	r0, #1
 800630c:	ea56 0300 	orrs.w	r3, r6, r0
 8006310:	d104      	bne.n	800631c <__ieee754_powf+0x13c>
 8006312:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006316:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800631a:	e7b3      	b.n	8006284 <__ieee754_powf+0xa4>
 800631c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8006320:	dd6d      	ble.n	80063fe <__ieee754_powf+0x21e>
 8006322:	4b9a      	ldr	r3, [pc, #616]	; (800658c <__ieee754_powf+0x3ac>)
 8006324:	429c      	cmp	r4, r3
 8006326:	dc06      	bgt.n	8006336 <__ieee754_powf+0x156>
 8006328:	2d00      	cmp	r5, #0
 800632a:	daa9      	bge.n	8006280 <__ieee754_powf+0xa0>
 800632c:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8006590 <__ieee754_powf+0x3b0>
 8006330:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006334:	e7a6      	b.n	8006284 <__ieee754_powf+0xa4>
 8006336:	4b97      	ldr	r3, [pc, #604]	; (8006594 <__ieee754_powf+0x3b4>)
 8006338:	429c      	cmp	r4, r3
 800633a:	dd02      	ble.n	8006342 <__ieee754_powf+0x162>
 800633c:	2d00      	cmp	r5, #0
 800633e:	dcf5      	bgt.n	800632c <__ieee754_powf+0x14c>
 8006340:	e79e      	b.n	8006280 <__ieee754_powf+0xa0>
 8006342:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006346:	ee30 0a67 	vsub.f32	s0, s0, s15
 800634a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8006598 <__ieee754_powf+0x3b8>
 800634e:	eef1 6a40 	vneg.f32	s13, s0
 8006352:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8006356:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800635a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800635e:	eee7 7a40 	vfms.f32	s15, s14, s0
 8006362:	ee60 0a00 	vmul.f32	s1, s0, s0
 8006366:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800659c <__ieee754_powf+0x3bc>
 800636a:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800636e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80065a0 <__ieee754_powf+0x3c0>
 8006372:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 8006376:	eee0 7a07 	vfma.f32	s15, s0, s14
 800637a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80065a4 <__ieee754_powf+0x3c4>
 800637e:	eeb0 6a67 	vmov.f32	s12, s15
 8006382:	eea0 6a07 	vfma.f32	s12, s0, s14
 8006386:	ee16 3a10 	vmov	r3, s12
 800638a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800638e:	f023 030f 	bic.w	r3, r3, #15
 8006392:	ee00 3a90 	vmov	s1, r3
 8006396:	eee6 0a87 	vfma.f32	s1, s13, s14
 800639a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800639e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80063a2:	f025 050f 	bic.w	r5, r5, #15
 80063a6:	ee07 5a10 	vmov	s14, r5
 80063aa:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80063ae:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eee7 0a27 	vfma.f32	s1, s14, s15
 80063ba:	3e01      	subs	r6, #1
 80063bc:	ea56 0200 	orrs.w	r2, r6, r0
 80063c0:	ee07 5a10 	vmov	s14, r5
 80063c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063c8:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80063cc:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80063d0:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80063d4:	ee17 4a10 	vmov	r4, s14
 80063d8:	bf08      	it	eq
 80063da:	eeb0 8a40 	vmoveq.f32	s16, s0
 80063de:	2c00      	cmp	r4, #0
 80063e0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80063e4:	f340 8184 	ble.w	80066f0 <__ieee754_powf+0x510>
 80063e8:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80063ec:	f340 80fc 	ble.w	80065e8 <__ieee754_powf+0x408>
 80063f0:	eddf 7a67 	vldr	s15, [pc, #412]	; 8006590 <__ieee754_powf+0x3b0>
 80063f4:	ee28 0a27 	vmul.f32	s0, s16, s15
 80063f8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80063fc:	e742      	b.n	8006284 <__ieee754_powf+0xa4>
 80063fe:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8006402:	bfbf      	itttt	lt
 8006404:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80065a8 <__ieee754_powf+0x3c8>
 8006408:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800640c:	f06f 0217 	mvnlt.w	r2, #23
 8006410:	ee17 4a90 	vmovlt	r4, s15
 8006414:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8006418:	bfa8      	it	ge
 800641a:	2200      	movge	r2, #0
 800641c:	3b7f      	subs	r3, #127	; 0x7f
 800641e:	4413      	add	r3, r2
 8006420:	4a62      	ldr	r2, [pc, #392]	; (80065ac <__ieee754_powf+0x3cc>)
 8006422:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8006426:	4294      	cmp	r4, r2
 8006428:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800642c:	dd06      	ble.n	800643c <__ieee754_powf+0x25c>
 800642e:	4a60      	ldr	r2, [pc, #384]	; (80065b0 <__ieee754_powf+0x3d0>)
 8006430:	4294      	cmp	r4, r2
 8006432:	f340 80a5 	ble.w	8006580 <__ieee754_powf+0x3a0>
 8006436:	3301      	adds	r3, #1
 8006438:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800643c:	2400      	movs	r4, #0
 800643e:	4a5d      	ldr	r2, [pc, #372]	; (80065b4 <__ieee754_powf+0x3d4>)
 8006440:	00a7      	lsls	r7, r4, #2
 8006442:	443a      	add	r2, r7
 8006444:	ee07 1a90 	vmov	s15, r1
 8006448:	ed92 7a00 	vldr	s14, [r2]
 800644c:	4a5a      	ldr	r2, [pc, #360]	; (80065b8 <__ieee754_powf+0x3d8>)
 800644e:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006452:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8006456:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800645a:	1049      	asrs	r1, r1, #1
 800645c:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8006460:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8006464:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8006468:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800646c:	ee06 1a10 	vmov	s12, r1
 8006470:	ee65 4aa6 	vmul.f32	s9, s11, s13
 8006474:	ee14 ca90 	vmov	ip, s9
 8006478:	ea02 0c0c 	and.w	ip, r2, ip
 800647c:	ee05 ca10 	vmov	s10, ip
 8006480:	eeb1 4a45 	vneg.f32	s8, s10
 8006484:	eee4 5a06 	vfma.f32	s11, s8, s12
 8006488:	ee36 6a47 	vsub.f32	s12, s12, s14
 800648c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80065bc <__ieee754_powf+0x3dc>
 8006490:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8006494:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8006498:	eee4 5a06 	vfma.f32	s11, s8, s12
 800649c:	ee67 3aa7 	vmul.f32	s7, s15, s15
 80064a0:	ee25 6aa6 	vmul.f32	s12, s11, s13
 80064a4:	eddf 5a46 	vldr	s11, [pc, #280]	; 80065c0 <__ieee754_powf+0x3e0>
 80064a8:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80064ac:	eddf 5a45 	vldr	s11, [pc, #276]	; 80065c4 <__ieee754_powf+0x3e4>
 80064b0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80064b4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006598 <__ieee754_powf+0x3b8>
 80064b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80064bc:	eddf 5a42 	vldr	s11, [pc, #264]	; 80065c8 <__ieee754_powf+0x3e8>
 80064c0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80064c4:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80065cc <__ieee754_powf+0x3ec>
 80064c8:	ee75 6a24 	vadd.f32	s13, s10, s9
 80064cc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80064d0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80064d4:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 80064d8:	eef0 7a65 	vmov.f32	s15, s11
 80064dc:	eee3 6a87 	vfma.f32	s13, s7, s14
 80064e0:	eee5 7a05 	vfma.f32	s15, s10, s10
 80064e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064e8:	ee17 1a90 	vmov	r1, s15
 80064ec:	4011      	ands	r1, r2
 80064ee:	ee07 1a90 	vmov	s15, r1
 80064f2:	ee37 7ae5 	vsub.f32	s14, s15, s11
 80064f6:	eddf 5a36 	vldr	s11, [pc, #216]	; 80065d0 <__ieee754_powf+0x3f0>
 80064fa:	eea4 7a05 	vfma.f32	s14, s8, s10
 80064fe:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006502:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006506:	eea7 7a86 	vfma.f32	s14, s15, s12
 800650a:	eeb0 6a47 	vmov.f32	s12, s14
 800650e:	eea5 6a27 	vfma.f32	s12, s10, s15
 8006512:	ee16 1a10 	vmov	r1, s12
 8006516:	4011      	ands	r1, r2
 8006518:	ee06 1a90 	vmov	s13, r1
 800651c:	eee4 6a27 	vfma.f32	s13, s8, s15
 8006520:	eddf 7a2c 	vldr	s15, [pc, #176]	; 80065d4 <__ieee754_powf+0x3f4>
 8006524:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006528:	ee06 1a10 	vmov	s12, r1
 800652c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006530:	eddf 7a29 	vldr	s15, [pc, #164]	; 80065d8 <__ieee754_powf+0x3f8>
 8006534:	4929      	ldr	r1, [pc, #164]	; (80065dc <__ieee754_powf+0x3fc>)
 8006536:	eea6 7a27 	vfma.f32	s14, s12, s15
 800653a:	4439      	add	r1, r7
 800653c:	edd1 7a00 	vldr	s15, [r1]
 8006540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006544:	ee07 3a90 	vmov	s15, r3
 8006548:	eef0 0a47 	vmov.f32	s1, s14
 800654c:	4b24      	ldr	r3, [pc, #144]	; (80065e0 <__ieee754_powf+0x400>)
 800654e:	eee6 0a25 	vfma.f32	s1, s12, s11
 8006552:	443b      	add	r3, r7
 8006554:	ed93 5a00 	vldr	s10, [r3]
 8006558:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800655c:	ee70 0a85 	vadd.f32	s1, s1, s10
 8006560:	ee70 7aa6 	vadd.f32	s15, s1, s13
 8006564:	ee17 3a90 	vmov	r3, s15
 8006568:	4013      	ands	r3, r2
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006572:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006576:	eee6 7a65 	vfms.f32	s15, s12, s11
 800657a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800657e:	e70e      	b.n	800639e <__ieee754_powf+0x1be>
 8006580:	2401      	movs	r4, #1
 8006582:	e75c      	b.n	800643e <__ieee754_powf+0x25e>
 8006584:	08006b21 	.word	0x08006b21
 8006588:	00000000 	.word	0x00000000
 800658c:	3f7ffff7 	.word	0x3f7ffff7
 8006590:	7149f2ca 	.word	0x7149f2ca
 8006594:	3f800007 	.word	0x3f800007
 8006598:	3eaaaaab 	.word	0x3eaaaaab
 800659c:	36eca570 	.word	0x36eca570
 80065a0:	3fb8aa3b 	.word	0x3fb8aa3b
 80065a4:	3fb8aa00 	.word	0x3fb8aa00
 80065a8:	4b800000 	.word	0x4b800000
 80065ac:	001cc471 	.word	0x001cc471
 80065b0:	005db3d6 	.word	0x005db3d6
 80065b4:	08006b28 	.word	0x08006b28
 80065b8:	fffff000 	.word	0xfffff000
 80065bc:	3e6c3255 	.word	0x3e6c3255
 80065c0:	3e53f142 	.word	0x3e53f142
 80065c4:	3e8ba305 	.word	0x3e8ba305
 80065c8:	3edb6db7 	.word	0x3edb6db7
 80065cc:	3f19999a 	.word	0x3f19999a
 80065d0:	3f763800 	.word	0x3f763800
 80065d4:	3f76384f 	.word	0x3f76384f
 80065d8:	369dc3a0 	.word	0x369dc3a0
 80065dc:	08006b38 	.word	0x08006b38
 80065e0:	08006b30 	.word	0x08006b30
 80065e4:	3338aa3c 	.word	0x3338aa3c
 80065e8:	f040 8092 	bne.w	8006710 <__ieee754_powf+0x530>
 80065ec:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80065e4 <__ieee754_powf+0x404>
 80065f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065f4:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80065f8:	eef4 6ac7 	vcmpe.f32	s13, s14
 80065fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006600:	f73f aef6 	bgt.w	80063f0 <__ieee754_powf+0x210>
 8006604:	15db      	asrs	r3, r3, #23
 8006606:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800660a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800660e:	4103      	asrs	r3, r0
 8006610:	4423      	add	r3, r4
 8006612:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006616:	4947      	ldr	r1, [pc, #284]	; (8006734 <__ieee754_powf+0x554>)
 8006618:	3a7f      	subs	r2, #127	; 0x7f
 800661a:	4111      	asrs	r1, r2
 800661c:	ea23 0101 	bic.w	r1, r3, r1
 8006620:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006624:	ee07 1a10 	vmov	s14, r1
 8006628:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800662c:	f1c2 0217 	rsb	r2, r2, #23
 8006630:	4110      	asrs	r0, r2
 8006632:	2c00      	cmp	r4, #0
 8006634:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006638:	bfb8      	it	lt
 800663a:	4240      	neglt	r0, r0
 800663c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8006640:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006738 <__ieee754_powf+0x558>
 8006644:	ee17 3a10 	vmov	r3, s14
 8006648:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800664c:	f023 030f 	bic.w	r3, r3, #15
 8006650:	ee07 3a10 	vmov	s14, r3
 8006654:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006658:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800665c:	eddf 7a37 	vldr	s15, [pc, #220]	; 800673c <__ieee754_powf+0x55c>
 8006660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006664:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8006668:	eddf 6a35 	vldr	s13, [pc, #212]	; 8006740 <__ieee754_powf+0x560>
 800666c:	eeb0 0a67 	vmov.f32	s0, s15
 8006670:	eea7 0a26 	vfma.f32	s0, s14, s13
 8006674:	eeb0 6a40 	vmov.f32	s12, s0
 8006678:	eea7 6a66 	vfms.f32	s12, s14, s13
 800667c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006680:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006684:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8006744 <__ieee754_powf+0x564>
 8006688:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8006748 <__ieee754_powf+0x568>
 800668c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8006690:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800674c <__ieee754_powf+0x56c>
 8006694:	eee6 6a07 	vfma.f32	s13, s12, s14
 8006698:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8006750 <__ieee754_powf+0x570>
 800669c:	eea6 6a87 	vfma.f32	s12, s13, s14
 80066a0:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8006754 <__ieee754_powf+0x574>
 80066a4:	eee6 6a07 	vfma.f32	s13, s12, s14
 80066a8:	eeb0 6a40 	vmov.f32	s12, s0
 80066ac:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80066b0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80066b4:	eeb0 7a46 	vmov.f32	s14, s12
 80066b8:	ee77 6a66 	vsub.f32	s13, s14, s13
 80066bc:	ee20 6a06 	vmul.f32	s12, s0, s12
 80066c0:	eee0 7a27 	vfma.f32	s15, s0, s15
 80066c4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80066c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066cc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80066d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80066d4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80066d8:	ee10 3a10 	vmov	r3, s0
 80066dc:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80066e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80066e4:	da1a      	bge.n	800671c <__ieee754_powf+0x53c>
 80066e6:	f000 f991 	bl	8006a0c <scalbnf>
 80066ea:	ee20 0a08 	vmul.f32	s0, s0, s16
 80066ee:	e5c9      	b.n	8006284 <__ieee754_powf+0xa4>
 80066f0:	4a19      	ldr	r2, [pc, #100]	; (8006758 <__ieee754_powf+0x578>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	dd02      	ble.n	80066fc <__ieee754_powf+0x51c>
 80066f6:	eddf 7a19 	vldr	s15, [pc, #100]	; 800675c <__ieee754_powf+0x57c>
 80066fa:	e67b      	b.n	80063f4 <__ieee754_powf+0x214>
 80066fc:	d108      	bne.n	8006710 <__ieee754_powf+0x530>
 80066fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006702:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800670a:	f6ff af7b 	blt.w	8006604 <__ieee754_powf+0x424>
 800670e:	e7f2      	b.n	80066f6 <__ieee754_powf+0x516>
 8006710:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006714:	f73f af76 	bgt.w	8006604 <__ieee754_powf+0x424>
 8006718:	2000      	movs	r0, #0
 800671a:	e78f      	b.n	800663c <__ieee754_powf+0x45c>
 800671c:	ee00 3a10 	vmov	s0, r3
 8006720:	e7e3      	b.n	80066ea <__ieee754_powf+0x50a>
 8006722:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006726:	e5ad      	b.n	8006284 <__ieee754_powf+0xa4>
 8006728:	eeb0 0a68 	vmov.f32	s0, s17
 800672c:	e5aa      	b.n	8006284 <__ieee754_powf+0xa4>
 800672e:	eeb0 0a48 	vmov.f32	s0, s16
 8006732:	e5a7      	b.n	8006284 <__ieee754_powf+0xa4>
 8006734:	007fffff 	.word	0x007fffff
 8006738:	3f317218 	.word	0x3f317218
 800673c:	35bfbe8c 	.word	0x35bfbe8c
 8006740:	3f317200 	.word	0x3f317200
 8006744:	3331bb4c 	.word	0x3331bb4c
 8006748:	b5ddea0e 	.word	0xb5ddea0e
 800674c:	388ab355 	.word	0x388ab355
 8006750:	bb360b61 	.word	0xbb360b61
 8006754:	3e2aaaab 	.word	0x3e2aaaab
 8006758:	43160000 	.word	0x43160000
 800675c:	0da24260 	.word	0x0da24260

08006760 <__ieee754_sqrtf>:
 8006760:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006764:	4770      	bx	lr

08006766 <matherr>:
 8006766:	2000      	movs	r0, #0
 8006768:	4770      	bx	lr
 800676a:	0000      	movs	r0, r0
 800676c:	0000      	movs	r0, r0
	...

08006770 <nan>:
 8006770:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006778 <nan+0x8>
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	00000000 	.word	0x00000000
 800677c:	7ff80000 	.word	0x7ff80000

08006780 <atanf>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	ee10 5a10 	vmov	r5, s0
 8006786:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800678a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800678e:	eef0 7a40 	vmov.f32	s15, s0
 8006792:	db10      	blt.n	80067b6 <atanf+0x36>
 8006794:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006798:	dd04      	ble.n	80067a4 <atanf+0x24>
 800679a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800679e:	eeb0 0a67 	vmov.f32	s0, s15
 80067a2:	bd38      	pop	{r3, r4, r5, pc}
 80067a4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80068dc <atanf+0x15c>
 80067a8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80068e0 <atanf+0x160>
 80067ac:	2d00      	cmp	r5, #0
 80067ae:	bfd8      	it	le
 80067b0:	eef0 7a47 	vmovle.f32	s15, s14
 80067b4:	e7f3      	b.n	800679e <atanf+0x1e>
 80067b6:	4b4b      	ldr	r3, [pc, #300]	; (80068e4 <atanf+0x164>)
 80067b8:	429c      	cmp	r4, r3
 80067ba:	dc10      	bgt.n	80067de <atanf+0x5e>
 80067bc:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80067c0:	da0a      	bge.n	80067d8 <atanf+0x58>
 80067c2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80068e8 <atanf+0x168>
 80067c6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80067ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067ce:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80067d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067d6:	dce2      	bgt.n	800679e <atanf+0x1e>
 80067d8:	f04f 33ff 	mov.w	r3, #4294967295
 80067dc:	e013      	b.n	8006806 <atanf+0x86>
 80067de:	f000 f8a3 	bl	8006928 <fabsf>
 80067e2:	4b42      	ldr	r3, [pc, #264]	; (80068ec <atanf+0x16c>)
 80067e4:	429c      	cmp	r4, r3
 80067e6:	dc4f      	bgt.n	8006888 <atanf+0x108>
 80067e8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80067ec:	429c      	cmp	r4, r3
 80067ee:	dc41      	bgt.n	8006874 <atanf+0xf4>
 80067f0:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80067f4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80067f8:	eea0 7a27 	vfma.f32	s14, s0, s15
 80067fc:	2300      	movs	r3, #0
 80067fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006802:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006806:	1c5a      	adds	r2, r3, #1
 8006808:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800680c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80068f0 <atanf+0x170>
 8006810:	eddf 5a38 	vldr	s11, [pc, #224]	; 80068f4 <atanf+0x174>
 8006814:	ed9f 5a38 	vldr	s10, [pc, #224]	; 80068f8 <atanf+0x178>
 8006818:	ee66 6a06 	vmul.f32	s13, s12, s12
 800681c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006820:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80068fc <atanf+0x17c>
 8006824:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006828:	eddf 5a35 	vldr	s11, [pc, #212]	; 8006900 <atanf+0x180>
 800682c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006830:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8006904 <atanf+0x184>
 8006834:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006838:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006908 <atanf+0x188>
 800683c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006840:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800690c <atanf+0x18c>
 8006844:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006848:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006910 <atanf+0x190>
 800684c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006850:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8006914 <atanf+0x194>
 8006854:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006858:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8006918 <atanf+0x198>
 800685c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006860:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006864:	eea5 7a86 	vfma.f32	s14, s11, s12
 8006868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800686c:	d121      	bne.n	80068b2 <atanf+0x132>
 800686e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006872:	e794      	b.n	800679e <atanf+0x1e>
 8006874:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006878:	ee30 7a67 	vsub.f32	s14, s0, s15
 800687c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006880:	2301      	movs	r3, #1
 8006882:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006886:	e7be      	b.n	8006806 <atanf+0x86>
 8006888:	4b24      	ldr	r3, [pc, #144]	; (800691c <atanf+0x19c>)
 800688a:	429c      	cmp	r4, r3
 800688c:	dc0b      	bgt.n	80068a6 <atanf+0x126>
 800688e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8006892:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006896:	eea0 7a27 	vfma.f32	s14, s0, s15
 800689a:	2302      	movs	r3, #2
 800689c:	ee70 6a67 	vsub.f32	s13, s0, s15
 80068a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068a4:	e7af      	b.n	8006806 <atanf+0x86>
 80068a6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80068aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80068ae:	2303      	movs	r3, #3
 80068b0:	e7a9      	b.n	8006806 <atanf+0x86>
 80068b2:	4a1b      	ldr	r2, [pc, #108]	; (8006920 <atanf+0x1a0>)
 80068b4:	491b      	ldr	r1, [pc, #108]	; (8006924 <atanf+0x1a4>)
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	441a      	add	r2, r3
 80068ba:	440b      	add	r3, r1
 80068bc:	edd3 6a00 	vldr	s13, [r3]
 80068c0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80068c4:	2d00      	cmp	r5, #0
 80068c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068ca:	ed92 7a00 	vldr	s14, [r2]
 80068ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068d2:	bfb8      	it	lt
 80068d4:	eef1 7a67 	vneglt.f32	s15, s15
 80068d8:	e761      	b.n	800679e <atanf+0x1e>
 80068da:	bf00      	nop
 80068dc:	bfc90fdb 	.word	0xbfc90fdb
 80068e0:	3fc90fdb 	.word	0x3fc90fdb
 80068e4:	3edfffff 	.word	0x3edfffff
 80068e8:	7149f2ca 	.word	0x7149f2ca
 80068ec:	3f97ffff 	.word	0x3f97ffff
 80068f0:	3c8569d7 	.word	0x3c8569d7
 80068f4:	3d4bda59 	.word	0x3d4bda59
 80068f8:	bd6ef16b 	.word	0xbd6ef16b
 80068fc:	3d886b35 	.word	0x3d886b35
 8006900:	3dba2e6e 	.word	0x3dba2e6e
 8006904:	3e124925 	.word	0x3e124925
 8006908:	3eaaaaab 	.word	0x3eaaaaab
 800690c:	bd15a221 	.word	0xbd15a221
 8006910:	bd9d8795 	.word	0xbd9d8795
 8006914:	bde38e38 	.word	0xbde38e38
 8006918:	be4ccccd 	.word	0xbe4ccccd
 800691c:	401bffff 	.word	0x401bffff
 8006920:	08006b40 	.word	0x08006b40
 8006924:	08006b50 	.word	0x08006b50

08006928 <fabsf>:
 8006928:	ee10 3a10 	vmov	r3, s0
 800692c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006930:	ee00 3a10 	vmov	s0, r3
 8006934:	4770      	bx	lr

08006936 <finitef>:
 8006936:	ee10 3a10 	vmov	r3, s0
 800693a:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800693e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8006942:	bfac      	ite	ge
 8006944:	2000      	movge	r0, #0
 8006946:	2001      	movlt	r0, #1
 8006948:	4770      	bx	lr
	...

0800694c <nanf>:
 800694c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006954 <nanf+0x8>
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	7fc00000 	.word	0x7fc00000

08006958 <rintf>:
 8006958:	b513      	push	{r0, r1, r4, lr}
 800695a:	ee10 1a10 	vmov	r1, s0
 800695e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006962:	0ddc      	lsrs	r4, r3, #23
 8006964:	3c7f      	subs	r4, #127	; 0x7f
 8006966:	2c16      	cmp	r4, #22
 8006968:	dc46      	bgt.n	80069f8 <rintf+0xa0>
 800696a:	b32b      	cbz	r3, 80069b8 <rintf+0x60>
 800696c:	2c00      	cmp	r4, #0
 800696e:	ee10 2a10 	vmov	r2, s0
 8006972:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8006976:	da21      	bge.n	80069bc <rintf+0x64>
 8006978:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800697c:	425b      	negs	r3, r3
 800697e:	4a21      	ldr	r2, [pc, #132]	; (8006a04 <rintf+0xac>)
 8006980:	0a5b      	lsrs	r3, r3, #9
 8006982:	0d09      	lsrs	r1, r1, #20
 8006984:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006988:	0509      	lsls	r1, r1, #20
 800698a:	430b      	orrs	r3, r1
 800698c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8006990:	ee07 3a90 	vmov	s15, r3
 8006994:	edd2 6a00 	vldr	s13, [r2]
 8006998:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800699c:	ed8d 7a01 	vstr	s14, [sp, #4]
 80069a0:	eddd 7a01 	vldr	s15, [sp, #4]
 80069a4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80069a8:	ee17 3a90 	vmov	r3, s15
 80069ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069b0:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 80069b4:	ee00 3a10 	vmov	s0, r3
 80069b8:	b002      	add	sp, #8
 80069ba:	bd10      	pop	{r4, pc}
 80069bc:	4b12      	ldr	r3, [pc, #72]	; (8006a08 <rintf+0xb0>)
 80069be:	4123      	asrs	r3, r4
 80069c0:	4219      	tst	r1, r3
 80069c2:	d0f9      	beq.n	80069b8 <rintf+0x60>
 80069c4:	085b      	lsrs	r3, r3, #1
 80069c6:	4219      	tst	r1, r3
 80069c8:	d006      	beq.n	80069d8 <rintf+0x80>
 80069ca:	ea21 0203 	bic.w	r2, r1, r3
 80069ce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80069d2:	fa43 f404 	asr.w	r4, r3, r4
 80069d6:	4322      	orrs	r2, r4
 80069d8:	4b0a      	ldr	r3, [pc, #40]	; (8006a04 <rintf+0xac>)
 80069da:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80069de:	ed90 7a00 	vldr	s14, [r0]
 80069e2:	ee07 2a90 	vmov	s15, r2
 80069e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069ea:	edcd 7a01 	vstr	s15, [sp, #4]
 80069ee:	ed9d 0a01 	vldr	s0, [sp, #4]
 80069f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80069f6:	e7df      	b.n	80069b8 <rintf+0x60>
 80069f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80069fc:	d3dc      	bcc.n	80069b8 <rintf+0x60>
 80069fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006a02:	e7d9      	b.n	80069b8 <rintf+0x60>
 8006a04:	08006b60 	.word	0x08006b60
 8006a08:	007fffff 	.word	0x007fffff

08006a0c <scalbnf>:
 8006a0c:	b508      	push	{r3, lr}
 8006a0e:	ee10 2a10 	vmov	r2, s0
 8006a12:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8006a16:	ed2d 8b02 	vpush	{d8}
 8006a1a:	eef0 0a40 	vmov.f32	s1, s0
 8006a1e:	d004      	beq.n	8006a2a <scalbnf+0x1e>
 8006a20:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006a24:	d306      	bcc.n	8006a34 <scalbnf+0x28>
 8006a26:	ee70 0a00 	vadd.f32	s1, s0, s0
 8006a2a:	ecbd 8b02 	vpop	{d8}
 8006a2e:	eeb0 0a60 	vmov.f32	s0, s1
 8006a32:	bd08      	pop	{r3, pc}
 8006a34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a38:	d21c      	bcs.n	8006a74 <scalbnf+0x68>
 8006a3a:	4b1f      	ldr	r3, [pc, #124]	; (8006ab8 <scalbnf+0xac>)
 8006a3c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006abc <scalbnf+0xb0>
 8006a40:	4298      	cmp	r0, r3
 8006a42:	ee60 0a27 	vmul.f32	s1, s0, s15
 8006a46:	db10      	blt.n	8006a6a <scalbnf+0x5e>
 8006a48:	ee10 2a90 	vmov	r2, s1
 8006a4c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8006a50:	3b19      	subs	r3, #25
 8006a52:	4403      	add	r3, r0
 8006a54:	2bfe      	cmp	r3, #254	; 0xfe
 8006a56:	dd0f      	ble.n	8006a78 <scalbnf+0x6c>
 8006a58:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8006ac0 <scalbnf+0xb4>
 8006a5c:	eeb0 0a48 	vmov.f32	s0, s16
 8006a60:	f000 f834 	bl	8006acc <copysignf>
 8006a64:	ee60 0a08 	vmul.f32	s1, s0, s16
 8006a68:	e7df      	b.n	8006a2a <scalbnf+0x1e>
 8006a6a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8006ac4 <scalbnf+0xb8>
 8006a6e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8006a72:	e7da      	b.n	8006a2a <scalbnf+0x1e>
 8006a74:	0ddb      	lsrs	r3, r3, #23
 8006a76:	e7ec      	b.n	8006a52 <scalbnf+0x46>
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	dd06      	ble.n	8006a8a <scalbnf+0x7e>
 8006a7c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8006a80:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8006a84:	ee00 3a90 	vmov	s1, r3
 8006a88:	e7cf      	b.n	8006a2a <scalbnf+0x1e>
 8006a8a:	f113 0f16 	cmn.w	r3, #22
 8006a8e:	da06      	bge.n	8006a9e <scalbnf+0x92>
 8006a90:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006a94:	4298      	cmp	r0, r3
 8006a96:	dcdf      	bgt.n	8006a58 <scalbnf+0x4c>
 8006a98:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8006ac4 <scalbnf+0xb8>
 8006a9c:	e7de      	b.n	8006a5c <scalbnf+0x50>
 8006a9e:	3319      	adds	r3, #25
 8006aa0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8006aa4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8006aa8:	eddf 7a07 	vldr	s15, [pc, #28]	; 8006ac8 <scalbnf+0xbc>
 8006aac:	ee07 3a10 	vmov	s14, r3
 8006ab0:	ee67 0a27 	vmul.f32	s1, s14, s15
 8006ab4:	e7b9      	b.n	8006a2a <scalbnf+0x1e>
 8006ab6:	bf00      	nop
 8006ab8:	ffff3cb0 	.word	0xffff3cb0
 8006abc:	4c000000 	.word	0x4c000000
 8006ac0:	7149f2ca 	.word	0x7149f2ca
 8006ac4:	0da24260 	.word	0x0da24260
 8006ac8:	33000000 	.word	0x33000000

08006acc <copysignf>:
 8006acc:	ee10 3a10 	vmov	r3, s0
 8006ad0:	ee10 2a90 	vmov	r2, s1
 8006ad4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ad8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006adc:	4313      	orrs	r3, r2
 8006ade:	ee00 3a10 	vmov	s0, r3
 8006ae2:	4770      	bx	lr

08006ae4 <_init>:
 8006ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae6:	bf00      	nop
 8006ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aea:	bc08      	pop	{r3}
 8006aec:	469e      	mov	lr, r3
 8006aee:	4770      	bx	lr

08006af0 <_fini>:
 8006af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af2:	bf00      	nop
 8006af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af6:	bc08      	pop	{r3}
 8006af8:	469e      	mov	lr, r3
 8006afa:	4770      	bx	lr
