Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 14 16:18:53 2022
| Host         : JY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.755        0.000                      0                12416        0.104        0.000                      0                12416        1.100        0.000                       0                  3388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_in1_p            {0.000 2.500}        5.000           200.000         
  clkfbout_clk_pll   {0.000 5.000}        10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}       20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                              1.100        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.592        0.000                       0                     3  
  cpu_clk_clk_pll          3.755        0.000                      0                12252        0.104        0.000                      0                12252        9.600        0.000                       0                  3283  
  timer_clk_clk_pll        7.827        0.000                      0                   66        0.109        0.000                      0                   66        4.600        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          8.016        0.000                      0                   33        0.145        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        4.142        0.000                      0                   65        0.135        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.524ns  (logic 1.190ns (7.666%)  route 14.334ns (92.334%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.202ns = ( 17.798 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.432    10.594    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[189].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X123Y129       LUT5 (Prop_lut5_I4_O)        0.143    10.737 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[189].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46/O
                         net (fo=4, routed)           2.341    13.077    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X4Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.169    17.798    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clka
    RAMB36_X4Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.335    
                         clock uncertainty           -0.086    17.249    
    RAMB36_X4Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.417    16.832    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.404ns  (logic 1.086ns (7.050%)  route 14.318ns (92.950%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.136     9.155 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.405    10.561    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X122Y131       LUT5 (Prop_lut5_I4_O)        0.045    10.606 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=4, routed)           2.351    12.957    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.173    17.802    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X5Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.339    
                         clock uncertainty           -0.086    17.253    
    RAMB36_X5Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.417    16.836    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.366ns  (logic 1.191ns (7.751%)  route 14.175ns (92.249%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.360    10.521    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X122Y129       LUT5 (Prop_lut5_I4_O)        0.144    10.665 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45/O
                         net (fo=4, routed)           2.255    12.920    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/ram_ena
    RAMB36_X4Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.162    17.791    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clka
    RAMB36_X4Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.328    
                         clock uncertainty           -0.086    17.242    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.423    16.819    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.819    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.902ns  (logic 1.183ns (7.439%)  route 14.719ns (92.561%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.432    10.594    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X123Y129       LUT5 (Prop_lut5_I4_O)        0.136    10.730 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51/O
                         net (fo=4, routed)           2.726    13.456    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X6Y3          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.701    18.330    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/clka
    RAMB36_X6Y3          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.448    17.882    
                         clock uncertainty           -0.086    17.796    
    RAMB36_X6Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    17.468    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 1.190ns (7.825%)  route 14.017ns (92.175%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 17.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.048    10.210    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X110Y129       LUT5 (Prop_lut5_I4_O)        0.143    10.353 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=4, routed)           2.408    12.761    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.166    17.795    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X5Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.332    
                         clock uncertainty           -0.086    17.246    
    RAMB36_X5Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    16.827    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 1.191ns (7.560%)  route 14.564ns (92.440%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 18.335 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.356    10.517    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X123Y129       LUT5 (Prop_lut5_I4_O)        0.144    10.661 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43/O
                         net (fo=4, routed)           2.647    13.309    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.706    18.335    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.448    17.887    
                         clock uncertainty           -0.086    17.801    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.421    17.380    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 1.194ns (7.579%)  route 14.561ns (92.421%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.357    10.518    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X123Y129       LUT5 (Prop_lut5_I4_O)        0.147    10.665 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=4, routed)           2.643    13.308    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.708    18.337    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.448    17.889    
                         clock uncertainty           -0.086    17.803    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.422    17.381    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.381    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.201ns  (logic 1.187ns (7.809%)  route 14.014ns (92.191%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.200ns = ( 17.800 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.142     9.161 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.480    10.641    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X122Y129       LUT5 (Prop_lut5_I4_O)        0.140    10.781 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50/O
                         net (fo=4, routed)           1.973    12.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.171    17.800    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X5Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.337    
                         clock uncertainty           -0.086    17.251    
    RAMB36_X5Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    16.832    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 1.092ns (7.186%)  route 14.104ns (92.814%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 17.805 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.136     9.155 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.227    10.382    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X116Y131       LUT5 (Prop_lut5_I4_O)        0.051    10.433 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=4, routed)           2.317    12.750    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.176    17.805    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X5Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.463    17.342    
                         clock uncertainty           -0.086    17.256    
    RAMB36_X5Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    16.837    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.823ns  (logic 1.084ns (6.851%)  route 14.739ns (93.149%))
  Logic Levels:           11  (LUT3=2 LUT5=3 LUT6=5 MUXF8=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 18.335 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.387    -2.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y137        FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.223 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=128, routed)         3.423     1.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X132Y15        MUXF8 (Prop_muxf8_S_O)       0.145     1.344 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           2.073     3.417    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.125     3.542 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=31, routed)          2.106     5.648    cpu/MiniMIPS32_0/cp0_reg0/douta[26]
    SLICE_X64Y148        LUT6 (Prop_lut6_I5_O)        0.043     5.691 r  cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3/O
                         net (fo=7, routed)           0.374     6.066    cpu/MiniMIPS32_0/cp0_reg0/exe_whilo_i_3_n_0
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.053     6.119 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147/O
                         net (fo=3, routed)           0.335     6.454    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_147_n_0
    SLICE_X69Y148        LUT6 (Prop_lut6_I0_O)        0.138     6.592 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102/O
                         net (fo=1, routed)           0.178     6.770    cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_102_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I2_O)        0.043     6.813 f  cpu/MiniMIPS32_0/cp0_reg0/exe_hilo_o2_i_34/O
                         net (fo=67, routed)          0.448     7.262    cpu/MiniMIPS32_0/cp0_reg0/re1
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.043     7.305 f  cpu/MiniMIPS32_0/cp0_reg0/stall_i_2/O
                         net (fo=1, routed)           0.343     7.648    cpu/MiniMIPS32_0/scu0/exe_alutype_reg[2]_1
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.043     7.691 r  cpu/MiniMIPS32_0/scu0/stall__0/O
                         net (fo=218, routed)         0.506     8.196    cpu/MiniMIPS32_0/if_stage0/stall[0]
    SLICE_X72Y152        LUT5 (Prop_lut5_I3_O)        0.049     8.245 r  cpu/MiniMIPS32_0/if_stage0/inst_ram_i_2/O
                         net (fo=5, routed)           0.774     9.019    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X75Y129        LUT3 (Prop_lut3_I2_O)        0.136     9.155 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.227    10.382    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X116Y131       LUT5 (Prop_lut5_I4_O)        0.043    10.425 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=4, routed)           2.951    13.376    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X6Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.706    18.335    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/clka
    RAMB36_X6Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.448    17.887    
                         clock uncertainty           -0.086    17.801    
    RAMB36_X6Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    17.473    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.473    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu/MiniMIPS32_0/exemem_reg0/mem_din_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.171ns (39.016%)  route 0.267ns (60.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.540    -0.493    cpu/MiniMIPS32_0/exemem_reg0/cpu_clk
    SLICE_X50Y163        FDRE                                         r  cpu/MiniMIPS32_0/exemem_reg0/mem_din_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y163        FDRE (Prop_fdre_C_Q)         0.107    -0.386 r  cpu/MiniMIPS32_0/exemem_reg0/mem_din_reg[21]/Q
                         net (fo=2, routed)           0.061    -0.325    cpu/MiniMIPS32_0/exemem_reg0/mem_din_i[21]
    SLICE_X50Y163        LUT6 (Prop_lut6_I5_O)        0.064    -0.261 r  cpu/MiniMIPS32_0/exemem_reg0/data_ram_i_32/O
                         net (fo=29, routed)          0.207    -0.054    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y33         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.764    -0.680    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.226    -0.454    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.158    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu/MiniMIPS32_0/exe_stage0/dividend_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MiniMIPS32_0/exe_stage0/divres_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.723%)  route 0.230ns (64.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.536    -0.497    cpu/MiniMIPS32_0/exe_stage0/cpu_clk
    SLICE_X77Y162        FDRE                                         r  cpu/MiniMIPS32_0/exe_stage0/dividend_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.397 r  cpu/MiniMIPS32_0/exe_stage0/dividend_reg[10]/Q
                         net (fo=3, routed)           0.230    -0.166    cpu/MiniMIPS32_0/exe_stage0/dividend_reg_n_0_[10]
    SLICE_X80Y162        LUT4 (Prop_lut4_I3_O)        0.028    -0.138 r  cpu/MiniMIPS32_0/exe_stage0/divres[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cpu/MiniMIPS32_0/exe_stage0/p_2_in__0[10]
    SLICE_X80Y162        FDRE                                         r  cpu/MiniMIPS32_0/exe_stage0/divres_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.738    -0.705    cpu/MiniMIPS32_0/exe_stage0/cpu_clk
    SLICE_X80Y162        FDRE                                         r  cpu/MiniMIPS32_0/exe_stage0/divres_reg[10]/C
                         clock pessimism              0.403    -0.303    
    SLICE_X80Y162        FDRE (Hold_fdre_C_D)         0.060    -0.243    cpu/MiniMIPS32_0/exe_stage0/divres_reg[10]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.570    -0.463    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  confreg/timer_r1_reg[21]/Q
                         net (fo=1, routed)           0.055    -0.308    confreg/timer_r1[21]
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.768    -0.675    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[21]/C
                         clock pessimism              0.213    -0.463    
    SLICE_X41Y170        FDRE (Hold_fdre_C_D)         0.049    -0.414    confreg/timer_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.571    -0.462    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.307    confreg/timer_r1[23]
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.769    -0.674    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[23]/C
                         clock pessimism              0.213    -0.462    
    SLICE_X41Y169        FDRE (Hold_fdre_C_D)         0.049    -0.413    confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.570    -0.463    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  confreg/timer_r1_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.308    confreg/timer_r1[17]
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.768    -0.675    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[17]/C
                         clock pessimism              0.213    -0.463    
    SLICE_X41Y170        FDRE (Hold_fdre_C_D)         0.047    -0.416    confreg/timer_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.570    -0.463    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.055    -0.308    confreg/timer_r1[20]
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.768    -0.675    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r2_reg[20]/C
                         clock pessimism              0.213    -0.463    
    SLICE_X41Y170        FDRE (Hold_fdre_C_D)         0.047    -0.416    confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.571    -0.462    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.307    confreg/timer_r1[13]
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.769    -0.674    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[13]/C
                         clock pessimism              0.213    -0.462    
    SLICE_X41Y169        FDRE (Hold_fdre_C_D)         0.047    -0.415    confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.571    -0.462    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.307    confreg/timer_r1[22]
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.769    -0.674    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r2_reg[22]/C
                         clock pessimism              0.213    -0.462    
    SLICE_X41Y169        FDRE (Hold_fdre_C_D)         0.047    -0.415    confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/MiniMIPS32_0/exe_stage0/divres_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MiniMIPS32_0/exemem_reg0/mem_hilo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.155ns (43.153%)  route 0.204ns (56.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.541    -0.492    cpu/MiniMIPS32_0/exe_stage0/cpu_clk
    SLICE_X80Y160        FDRE                                         r  cpu/MiniMIPS32_0/exe_stage0/divres_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.091    -0.401 r  cpu/MiniMIPS32_0/exe_stage0/divres_reg[9]/Q
                         net (fo=1, routed)           0.204    -0.196    cpu/MiniMIPS32_0/idexe_reg0/mem_hilo_reg[31][9]
    SLICE_X76Y158        LUT6 (Prop_lut6_I2_O)        0.064    -0.132 r  cpu/MiniMIPS32_0/idexe_reg0/mem_hilo[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    cpu/MiniMIPS32_0/exemem_reg0/mem_hilo_reg[63]_3[9]
    SLICE_X76Y158        FDRE                                         r  cpu/MiniMIPS32_0/exemem_reg0/mem_hilo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.738    -0.705    cpu/MiniMIPS32_0/exemem_reg0/cpu_clk
    SLICE_X76Y158        FDRE                                         r  cpu/MiniMIPS32_0/exemem_reg0/mem_hilo_reg[9]/C
                         clock pessimism              0.403    -0.303    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.060    -0.243    cpu/MiniMIPS32_0/exemem_reg0/mem_hilo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/MiniMIPS32_0/idexe_reg0/exe_pc_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MiniMIPS32_0/exemem_reg0/mem_pc_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.540    -0.493    cpu/MiniMIPS32_0/idexe_reg0/cpu_clk
    SLICE_X63Y161        FDSE                                         r  cpu/MiniMIPS32_0/idexe_reg0/exe_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDSE (Prop_fdse_C_Q)         0.100    -0.393 r  cpu/MiniMIPS32_0/idexe_reg0/exe_pc_reg[29]/Q
                         net (fo=1, routed)           0.081    -0.312    cpu/MiniMIPS32_0/idexe_reg0/exe_pc_i[29]
    SLICE_X62Y161        LUT2 (Prop_lut2_I0_O)        0.028    -0.284 r  cpu/MiniMIPS32_0/idexe_reg0/mem_pc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    cpu/MiniMIPS32_0/exemem_reg0/mem_pc_reg[31]_1[29]
    SLICE_X62Y161        FDSE                                         r  cpu/MiniMIPS32_0/exemem_reg0/mem_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.739    -0.704    cpu/MiniMIPS32_0/exemem_reg0/cpu_clk
    SLICE_X62Y161        FDSE                                         r  cpu/MiniMIPS32_0/exemem_reg0/mem_pc_reg[29]/C
                         clock pessimism              0.223    -0.482    
    SLICE_X62Y161        FDSE (Hold_fdse_C_D)         0.087    -0.395    cpu/MiniMIPS32_0/exemem_reg0/mem_pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y38    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y38    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X6Y22    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X6Y22    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X0Y7     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X0Y7     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y33    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y33    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y162   confreg/conf_wdata_r_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X48Y166   confreg/conf_wdata_r_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y162   confreg/conf_wdata_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X48Y166   confreg/conf_wdata_r_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X48Y166   confreg/conf_wdata_r_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y161   confreg/conf_wdata_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y161   confreg/conf_wdata_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y162   confreg/conf_wdata_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y161   confreg/conf_wdata_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y162   confreg/conf_wdata_r_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X44Y161   bridge_1x2/sel_sram_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X43Y167   confreg/conf_rdata_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X44Y167   confreg/conf_rdata_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X46Y169   confreg/conf_rdata_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X39Y171   confreg/conf_rdata_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y172   confreg/conf_rdata_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X39Y171   confreg/conf_rdata_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X43Y171   confreg/conf_rdata_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X43Y171   confreg/conf_rdata_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X43Y171   confreg/conf_rdata_reg_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.752ns (35.477%)  route 1.368ns (64.523%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.606 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    confreg/timer_reg[24]_i_1_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.440 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.440    confreg/timer_reg[28]_i_1_n_6
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.356     7.416    
                         clock uncertainty           -0.077     7.339    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)        0.049     7.388    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.735ns (34.956%)  route 1.368ns (65.044%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.606 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    confreg/timer_reg[24]_i_1_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.457 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.457    confreg/timer_reg[28]_i_1_n_4
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.356     7.416    
                         clock uncertainty           -0.077     7.339    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)        0.049     7.388    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.699ns (33.823%)  route 1.368ns (66.177%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.493 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.493    confreg/timer_reg[24]_i_1_n_6
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.356     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X40Y170        FDRE (Setup_fdre_C_D)        0.049     7.390    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.697ns (33.759%)  route 1.368ns (66.241%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.606 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    confreg/timer_reg[24]_i_1_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.495 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.495    confreg/timer_reg[28]_i_1_n_7
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.356     7.416    
                         clock uncertainty           -0.077     7.339    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)        0.049     7.388    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.697ns (33.759%)  route 1.368ns (66.241%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.606 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    confreg/timer_reg[24]_i_1_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.495 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.495    confreg/timer_reg[28]_i_1_n_5
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.356     7.416    
                         clock uncertainty           -0.077     7.339    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)        0.049     7.388    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.682ns (33.274%)  route 1.368ns (66.726%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.510 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.510    confreg/timer_reg[24]_i_1_n_4
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.356     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X40Y170        FDRE (Setup_fdre_C_D)        0.049     7.390    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.644ns (32.013%)  route 1.368ns (67.987%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.548 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.548    confreg/timer_reg[24]_i_1_n_7
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.356     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X40Y170        FDRE (Setup_fdre_C_D)        0.049     7.390    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.644ns (32.013%)  route 1.368ns (67.987%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.274    -2.559    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.336 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.368    -0.969    confreg/timer_reg[21]
    SLICE_X40Y169        LUT4 (Prop_lut4_I0_O)        0.043    -0.926 r  confreg/timer[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.926    confreg/timer[20]_i_4_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.659 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.659    confreg/timer_reg[20]_i_1_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.548 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.548    confreg/timer_reg[24]_i_1_n_5
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.356     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X40Y170        FDRE (Setup_fdre_C_D)        0.049     7.390    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.744ns (37.334%)  route 1.249ns (62.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 7.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.276    -2.557    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.249    -1.086    confreg/timer_reg[12]
    SLICE_X40Y167        LUT4 (Prop_lut4_I0_O)        0.043    -1.043 r  confreg/timer[12]_i_5/O
                         net (fo=1, routed)           0.000    -1.043    confreg/timer[12]_i_5_n_0
    SLICE_X40Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.784 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.784    confreg/timer_reg[12]_i_1_n_0
    SLICE_X40Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.731 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.731    confreg/timer_reg[16]_i_1_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.565 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.565    confreg/timer_reg[20]_i_1_n_6
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.145     7.774    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.356     7.419    
                         clock uncertainty           -0.077     7.342    
    SLICE_X40Y169        FDRE (Setup_fdre_C_D)        0.049     7.391    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.727ns (36.795%)  route 1.249ns (63.205%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 7.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.276    -2.557    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.249    -1.086    confreg/timer_reg[12]
    SLICE_X40Y167        LUT4 (Prop_lut4_I0_O)        0.043    -1.043 r  confreg/timer[12]_i_5/O
                         net (fo=1, routed)           0.000    -1.043    confreg/timer[12]_i_5_n_0
    SLICE_X40Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.784 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.784    confreg/timer_reg[12]_i_1_n_0
    SLICE_X40Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.731 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.731    confreg/timer_reg[16]_i_1_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.582 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.582    confreg/timer_reg[20]_i_1_n_4
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.145     7.774    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.356     7.419    
                         clock uncertainty           -0.077     7.342    
    SLICE_X40Y169        FDRE (Setup_fdre_C_D)        0.049     7.391    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  7.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.467    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.058    -0.309    confreg/conf_wdata_r1[31]
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.763    -0.680    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism              0.214    -0.467    
    SLICE_X48Y171        FDRE (Hold_fdre_C_D)         0.049    -0.418    confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.058    -0.300    confreg/conf_wdata_r1[9]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism              0.213    -0.458    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.049    -0.409    confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.467    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.057    -0.309    confreg/conf_wdata_r1[30]
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.763    -0.680    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism              0.214    -0.467    
    SLICE_X48Y171        FDRE (Hold_fdre_C_D)         0.047    -0.420    confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.057    -0.300    confreg/conf_wdata_r1[7]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism              0.213    -0.458    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.047    -0.411    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.467    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.310    confreg/conf_wdata_r1[29]
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.763    -0.680    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism              0.214    -0.467    
    SLICE_X48Y171        FDRE (Hold_fdre_C_D)         0.044    -0.423    confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.301    confreg/conf_wdata_r1[5]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism              0.213    -0.458    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.044    -0.414    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.467    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.060    -0.306    confreg/conf_wdata_r1[28]
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.763    -0.680    confreg/timer_clk
    SLICE_X48Y171        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism              0.214    -0.467    
    SLICE_X48Y171        FDRE (Hold_fdre_C_D)         0.047    -0.420    confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.297    confreg/conf_wdata_r1[0]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism              0.213    -0.458    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.047    -0.411    confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.462    confreg/timer_clk
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.344 r  confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.289    confreg/conf_wdata_r1[17]
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.768    -0.675    confreg/timer_clk
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism              0.214    -0.462    
    SLICE_X46Y166        FDRE (Hold_fdre_C_D)         0.045    -0.417    confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.462    confreg/timer_clk
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.344 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.289    confreg/conf_wdata_r1[8]
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.768    -0.675    confreg/timer_clk
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism              0.214    -0.462    
    SLICE_X46Y166        FDRE (Hold_fdre_C_D)         0.045    -0.417    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X44Y162   confreg/conf_wdata_r2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X46Y166   confreg/conf_wdata_r2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X46Y166   confreg/conf_wdata_r2_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X46Y167   confreg/conf_wdata_r2_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X42Y166   confreg/conf_wdata_r2_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X42Y166   confreg/conf_wdata_r2_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X46Y167   confreg/conf_wdata_r2_reg[16]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X46Y166   confreg/conf_wdata_r2_reg[17]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X44Y162   confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X44Y162   confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X42Y163   confreg/conf_wdata_r2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X48Y171   confreg/conf_wdata_r2_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X44Y162   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y166   confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X42Y166   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y166   confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y167   confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X42Y166   confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X42Y166   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y167   confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y166   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X46Y167   confreg/conf_wdata_r1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.016ns  (required time - arrival time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.491ns  (logic 0.223ns (14.961%)  route 1.268ns (85.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.278     7.445    confreg/timer_clk
    SLICE_X40Y165        FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDRE (Prop_fdre_C_Q)         0.223     7.668 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           1.268     8.935    confreg/timer_reg[5]
    SLICE_X43Y163        FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.148    17.777    confreg/cpu_clk
    SLICE_X43Y163        FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism             -0.598    17.180    
                         clock uncertainty           -0.206    16.973    
    SLICE_X43Y163        FDRE (Setup_fdre_C_D)       -0.022    16.951    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  8.016    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.490ns  (logic 0.223ns (14.962%)  route 1.267ns (85.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 7.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.279     7.446    confreg/timer_clk
    SLICE_X40Y164        FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.223     7.669 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.267     8.936    confreg/timer_reg[2]
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.147    17.776    confreg/cpu_clk
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.598    17.179    
                         clock uncertainty           -0.206    16.972    
    SLICE_X44Y164        FDRE (Setup_fdre_C_D)       -0.009    16.963    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.405ns  (logic 0.236ns (16.795%)  route 1.169ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns = ( 7.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.276     7.443    confreg/timer_clk
    SLICE_X42Y165        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.236     7.679 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.169     8.848    confreg/write_timer_begin_r2
    SLICE_X44Y164        FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.147    17.776    confreg/cpu_clk
    SLICE_X44Y164        FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.598    17.179    
                         clock uncertainty           -0.206    16.972    
    SLICE_X44Y164        FDRE (Setup_fdre_C_D)       -0.089    16.883    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         16.883    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.434ns  (logic 0.223ns (15.553%)  route 1.211ns (84.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns = ( 7.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.275     7.442    confreg/timer_clk
    SLICE_X40Y168        FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_fdre_C_Q)         0.223     7.665 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           1.211     8.875    confreg/timer_reg[16]
    SLICE_X43Y168        FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.143    17.772    confreg/cpu_clk
    SLICE_X43Y168        FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism             -0.598    17.175    
                         clock uncertainty           -0.206    16.968    
    SLICE_X43Y168        FDRE (Setup_fdre_C_D)       -0.031    16.937    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         16.937    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.442ns  (logic 0.223ns (15.469%)  route 1.219ns (84.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns = ( 7.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.276     7.443    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.223     7.666 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.219     8.884    confreg/timer_reg[15]
    SLICE_X44Y166        FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.145    17.774    confreg/cpu_clk
    SLICE_X44Y166        FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism             -0.598    17.177    
                         clock uncertainty           -0.206    16.970    
    SLICE_X44Y166        FDRE (Setup_fdre_C_D)       -0.022    16.948    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         16.948    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.451ns  (logic 0.223ns (15.365%)  route 1.228ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns = ( 7.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.277     7.444    confreg/timer_clk
    SLICE_X40Y166        FDRE                                         r  confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.223     7.667 r  confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.228     8.895    confreg/timer_reg[11]
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.147    17.776    confreg/cpu_clk
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.598    17.179    
                         clock uncertainty           -0.206    16.972    
    SLICE_X44Y164        FDRE (Setup_fdre_C_D)       -0.010    16.962    confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.415ns  (logic 0.223ns (15.756%)  route 1.192ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 17.779 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 7.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.279     7.446    confreg/timer_clk
    SLICE_X40Y164        FDRE                                         r  confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.223     7.669 r  confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.192     8.861    confreg/timer_reg[3]
    SLICE_X40Y162        FDRE                                         r  confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.150    17.779    confreg/cpu_clk
    SLICE_X40Y162        FDRE                                         r  confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.598    17.182    
                         clock uncertainty           -0.206    16.975    
    SLICE_X40Y162        FDRE (Setup_fdre_C_D)       -0.031    16.944    confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         16.944    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.411ns  (logic 0.223ns (15.801%)  route 1.188ns (84.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 17.779 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 7.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.279     7.446    confreg/timer_clk
    SLICE_X40Y164        FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.223     7.669 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           1.188     8.857    confreg/timer_reg[1]
    SLICE_X40Y162        FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.150    17.779    confreg/cpu_clk
    SLICE_X40Y162        FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism             -0.598    17.182    
                         clock uncertainty           -0.206    16.975    
    SLICE_X40Y162        FDRE (Setup_fdre_C_D)       -0.009    16.966    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.408ns  (logic 0.223ns (15.833%)  route 1.185ns (84.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns = ( 7.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.277     7.444    confreg/timer_clk
    SLICE_X40Y166        FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.223     7.667 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.185     8.852    confreg/timer_reg[9]
    SLICE_X42Y167        FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.144    17.773    confreg/cpu_clk
    SLICE_X42Y167        FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.598    17.176    
                         clock uncertainty           -0.206    16.969    
    SLICE_X42Y167        FDRE (Setup_fdre_C_D)        0.000    16.969    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         16.969    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.399ns  (logic 0.223ns (15.935%)  route 1.176ns (84.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 7.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.279     7.446    confreg/timer_clk
    SLICE_X40Y164        FDRE                                         r  confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.223     7.669 r  confreg/timer_reg[0]/Q
                         net (fo=2, routed)           1.176     8.845    confreg/timer_reg[0]
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.147    17.776    confreg/cpu_clk
    SLICE_X44Y164        FDRE                                         r  confreg/timer_r1_reg[0]/C
                         clock pessimism             -0.598    17.179    
                         clock uncertainty           -0.206    16.972    
    SLICE_X44Y164        FDRE (Setup_fdre_C_D)       -0.009    16.963    confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  8.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.263%)  route 0.555ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.462    confreg/timer_clk
    SLICE_X40Y169        FDRE                                         r  confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.555     0.194    confreg/timer_reg[23]
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.769    -0.674    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[23]/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.206     0.016    
    SLICE_X41Y169        FDRE (Hold_fdre_C_D)         0.033     0.049    confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.144%)  route 0.560ns (84.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.460    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.560     0.201    confreg/timer_reg[12]
    SLICE_X43Y168        FDRE                                         r  confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.768    -0.675    confreg/cpu_clk
    SLICE_X43Y168        FDRE                                         r  confreg/timer_r1_reg[12]/C
                         clock pessimism              0.484    -0.192    
                         clock uncertainty            0.206     0.015    
    SLICE_X43Y168        FDRE (Hold_fdre_C_D)         0.040     0.055    confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.261%)  route 0.555ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.461    confreg/timer_clk
    SLICE_X40Y168        FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y168        FDRE (Prop_fdre_C_Q)         0.100    -0.361 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.555     0.195    confreg/timer_reg[19]
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.768    -0.675    confreg/cpu_clk
    SLICE_X41Y170        FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.484    -0.192    
                         clock uncertainty            0.206     0.015    
    SLICE_X41Y170        FDRE (Hold_fdre_C_D)         0.032     0.047    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.060%)  route 0.564ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.460    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.564     0.204    confreg/timer_reg[13]
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.769    -0.674    confreg/cpu_clk
    SLICE_X41Y169        FDRE                                         r  confreg/timer_r1_reg[13]/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.206     0.016    
    SLICE_X41Y169        FDRE (Hold_fdre_C_D)         0.040     0.056    confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.963%)  route 0.568ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.459    confreg/timer_clk
    SLICE_X40Y166        FDRE                                         r  confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.568     0.210    confreg/timer_reg[8]
    SLICE_X44Y166        FDRE                                         r  confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.770    -0.673    confreg/cpu_clk
    SLICE_X44Y166        FDRE                                         r  confreg/timer_r1_reg[8]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.206     0.017    
    SLICE_X44Y166        FDRE (Hold_fdre_C_D)         0.038     0.055    confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.030%)  route 0.565ns (84.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.464    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.565     0.202    confreg/timer_reg[30]
    SLICE_X41Y171        FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.767    -0.676    confreg/cpu_clk
    SLICE_X41Y171        FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.206     0.014    
    SLICE_X41Y171        FDRE (Hold_fdre_C_D)         0.032     0.046    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.606%)  route 0.585ns (85.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.464    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.585     0.221    confreg/timer_reg[31]
    SLICE_X41Y171        FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.767    -0.676    confreg/cpu_clk
    SLICE_X41Y171        FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.206     0.014    
    SLICE_X41Y171        FDRE (Hold_fdre_C_D)         0.041     0.055    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.691%)  route 0.581ns (85.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X40Y165        FDRE                                         r  confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.581     0.223    confreg/timer_reg[6]
    SLICE_X43Y163        FDRE                                         r  confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.772    -0.671    confreg/cpu_clk
    SLICE_X43Y163        FDRE                                         r  confreg/timer_r1_reg[6]/C
                         clock pessimism              0.484    -0.188    
                         clock uncertainty            0.206     0.019    
    SLICE_X43Y163        FDRE (Hold_fdre_C_D)         0.038     0.057    confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.636%)  route 0.583ns (85.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.464    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.583     0.220    confreg/timer_reg[29]
    SLICE_X41Y174        FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.763    -0.680    confreg/cpu_clk
    SLICE_X41Y174        FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.484    -0.197    
                         clock uncertainty            0.206     0.010    
    SLICE_X41Y174        FDRE (Hold_fdre_C_D)         0.038     0.048    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.312%)  route 0.599ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.575    -0.458    confreg/timer_clk
    SLICE_X40Y165        FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.599     0.241    confreg/timer_reg[7]
    SLICE_X39Y162        FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.775    -0.668    confreg/cpu_clk
    SLICE_X39Y162        FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism              0.484    -0.185    
                         clock uncertainty            0.206     0.022    
    SLICE_X39Y162        FDRE (Hold_fdre_C_D)         0.040     0.062    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.266ns (5.178%)  route 4.871ns (94.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        4.374     2.525    confreg/SR[0]
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.146     7.775    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[12]/C
                         clock pessimism             -0.598     7.178    
                         clock uncertainty           -0.206     6.971    
    SLICE_X40Y167        FDRE (Setup_fdre_C_R)       -0.304     6.667    confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.266ns (5.178%)  route 4.871ns (94.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        4.374     2.525    confreg/SR[0]
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.146     7.775    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism             -0.598     7.178    
                         clock uncertainty           -0.206     6.971    
    SLICE_X40Y167        FDRE (Setup_fdre_C_R)       -0.304     6.667    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.266ns (5.178%)  route 4.871ns (94.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        4.374     2.525    confreg/SR[0]
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.146     7.775    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[14]/C
                         clock pessimism             -0.598     7.178    
                         clock uncertainty           -0.206     6.971    
    SLICE_X40Y167        FDRE (Setup_fdre_C_R)       -0.304     6.667    confreg/timer_reg[14]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.266ns (5.178%)  route 4.871ns (94.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        4.374     2.525    confreg/SR[0]
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.146     7.775    confreg/timer_clk
    SLICE_X40Y167        FDRE                                         r  confreg/timer_reg[15]/C
                         clock pessimism             -0.598     7.178    
                         clock uncertainty           -0.206     6.971    
    SLICE_X40Y167        FDRE (Setup_fdre_C_R)       -0.304     6.667    confreg/timer_reg[15]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.266ns (6.783%)  route 3.655ns (93.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.158     1.309    confreg/SR[0]
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.598     7.176    
                         clock uncertainty           -0.206     6.969    
    SLICE_X40Y170        FDRE (Setup_fdre_C_R)       -0.304     6.665    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.266ns (6.783%)  route 3.655ns (93.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.158     1.309    confreg/SR[0]
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.598     7.176    
                         clock uncertainty           -0.206     6.969    
    SLICE_X40Y170        FDRE (Setup_fdre_C_R)       -0.304     6.665    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.266ns (6.783%)  route 3.655ns (93.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.158     1.309    confreg/SR[0]
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.598     7.176    
                         clock uncertainty           -0.206     6.969    
    SLICE_X40Y170        FDRE (Setup_fdre_C_R)       -0.304     6.665    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.266ns (6.783%)  route 3.655ns (93.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 7.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.158     1.309    confreg/SR[0]
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.144     7.773    confreg/timer_clk
    SLICE_X40Y170        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.598     7.176    
                         clock uncertainty           -0.206     6.969    
    SLICE_X40Y170        FDRE (Setup_fdre_C_R)       -0.304     6.665    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.266ns (6.919%)  route 3.578ns (93.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.081     1.232    confreg/SR[0]
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.598     7.174    
                         clock uncertainty           -0.206     6.967    
    SLICE_X40Y171        FDRE (Setup_fdre_C_R)       -0.304     6.663    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.266ns (6.919%)  route 3.578ns (93.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.221    -2.612    cpu_clk
    SLICE_X68Y151        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.389 f  cpu_resetn_reg_rep__1/Q
                         net (fo=120, routed)         0.497    -1.892    cpu/MiniMIPS32_0/regfile0/regs_reg[0][31]_0
    SLICE_X62Y150        LUT1 (Prop_lut1_I0_O)        0.043    -1.849 r  cpu/MiniMIPS32_0/regfile0/regs[0][31]_i_1/O
                         net (fo=1826, routed)        3.081     1.232    confreg/SR[0]
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.142     7.771    confreg/timer_clk
    SLICE_X40Y171        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.598     7.174    
                         clock uncertainty           -0.206     6.967    
    SLICE_X40Y171        FDRE (Setup_fdre_C_R)       -0.304     6.663    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  5.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.118ns (17.685%)  route 0.549ns (82.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.573    -0.460    confreg/cpu_clk
    SLICE_X46Y162        FDRE                                         r  confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.549     0.208    confreg/conf_wdata_r[19]
    SLICE_X46Y167        FDRE                                         r  confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.676    confreg/timer_clk
    SLICE_X46Y167        FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.206     0.014    
    SLICE_X46Y167        FDRE (Hold_fdre_C_D)         0.059     0.073    confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.118ns (17.024%)  route 0.575ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.539    -0.494    confreg/cpu_clk
    SLICE_X50Y166        FDRE                                         r  confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.376 r  confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.575     0.200    confreg/conf_wdata_r[22]
    SLICE_X45Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.770    -0.673    confreg/timer_clk
    SLICE_X45Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.206     0.017    
    SLICE_X45Y166        FDRE (Hold_fdre_C_D)         0.038     0.055    confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.118ns (17.763%)  route 0.546ns (82.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.572    -0.461    confreg/cpu_clk
    SLICE_X46Y164        FDRE                                         r  confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.343 r  confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.546     0.204    confreg/conf_wdata_r[15]
    SLICE_X42Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.770    -0.673    confreg/timer_clk
    SLICE_X42Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.206     0.017    
    SLICE_X42Y166        FDRE (Hold_fdre_C_D)         0.040     0.057    confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.075%)  route 0.563ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.571    -0.462    confreg/cpu_clk
    SLICE_X48Y166        FDRE                                         r  confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.563     0.202    confreg/conf_wdata_r[24]
    SLICE_X47Y168        FDRE                                         r  confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.766    -0.677    confreg/timer_clk
    SLICE_X47Y168        FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
                         clock pessimism              0.484    -0.194    
                         clock uncertainty            0.206     0.013    
    SLICE_X47Y168        FDRE (Hold_fdre_C_D)         0.041     0.054    confreg/conf_wdata_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.118ns (16.173%)  route 0.612ns (83.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.539    -0.494    confreg/cpu_clk
    SLICE_X50Y166        FDRE                                         r  confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.376 r  confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.612     0.236    confreg/conf_wdata_r[14]
    SLICE_X42Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.770    -0.673    confreg/timer_clk
    SLICE_X42Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.206     0.017    
    SLICE_X42Y166        FDRE (Hold_fdre_C_D)         0.059     0.076    confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.118ns (16.820%)  route 0.584ns (83.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.573    -0.460    confreg/cpu_clk
    SLICE_X46Y162        FDRE                                         r  confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.584     0.242    confreg/conf_wdata_r[12]
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.768    -0.675    confreg/timer_clk
    SLICE_X46Y166        FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.484    -0.192    
                         clock uncertainty            0.206     0.015    
    SLICE_X46Y166        FDRE (Hold_fdre_C_D)         0.059     0.074    confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.107ns (16.801%)  route 0.530ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.574    -0.459    confreg/cpu_clk
    SLICE_X46Y161        FDRE                                         r  confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDRE (Prop_fdre_C_Q)         0.107    -0.352 r  confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.530     0.178    confreg/conf_wdata_r[9]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
                         clock pessimism              0.484    -0.187    
                         clock uncertainty            0.206     0.020    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)        -0.011     0.009    confreg/conf_wdata_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.146%)  route 0.570ns (82.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.574    -0.459    confreg/cpu_clk
    SLICE_X46Y161        FDRE                                         r  confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDRE (Prop_fdre_C_Q)         0.118    -0.341 r  confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.570     0.230    confreg/conf_wdata_r[0]
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.773    -0.670    confreg/timer_clk
    SLICE_X44Y162        FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
                         clock pessimism              0.484    -0.187    
                         clock uncertainty            0.206     0.020    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.032     0.052    confreg/conf_wdata_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.118ns (16.616%)  route 0.592ns (83.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.574    -0.459    confreg/cpu_clk
    SLICE_X46Y161        FDRE                                         r  confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDRE (Prop_fdre_C_Q)         0.118    -0.341 r  confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.592     0.252    confreg/conf_wdata_r[16]
    SLICE_X46Y167        FDRE                                         r  confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.676    confreg/timer_clk
    SLICE_X46Y167        FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.206     0.014    
    SLICE_X46Y167        FDRE (Hold_fdre_C_D)         0.059     0.073    confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.107ns (16.224%)  route 0.553ns (83.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.572    -0.461    confreg/cpu_clk
    SLICE_X46Y164        FDRE                                         r  confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y164        FDRE (Prop_fdre_C_Q)         0.107    -0.354 r  confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.553     0.199    confreg/conf_wdata_r[23]
    SLICE_X47Y168        FDRE                                         r  confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll.clk_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.766    -0.677    confreg/timer_clk
    SLICE_X47Y168        FDRE                                         r  confreg/conf_wdata_r1_reg[23]/C
                         clock pessimism              0.484    -0.194    
                         clock uncertainty            0.206     0.013    
    SLICE_X47Y168        FDRE (Hold_fdre_C_D)         0.002     0.015    confreg/conf_wdata_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.184    





