Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 13:39:05 2022
| Host         : EECS-DIGITAL-43 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.qPn68e/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: processor/decode/nextShapeData_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_4_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg_0_0/CASCADEOUTA (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg_0_1/CASCADEOUTA (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg_0_2/CASCADEOUTA (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.742        0.000                      0                 1754        0.099        0.000                      0                 1754        3.000        0.000                       0                   623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               2.742        0.000                      0                 1754        0.099        0.000                      0                 1754        3.000        0.000                       0                   618  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider                                                                                                                                                     17.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/BRAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/fetch/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.055ns (29.025%)  route 5.025ns (70.975%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      1.732     5.335    processor/fetch/inst_bank/buf_clk_100mhz_BUFG
    RAMB36_X3Y24         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     6.363 r  processor/fetch/inst_bank/BRAM_reg_0_3/CASCADEOUTA
                         net (fo=1, estimated)        0.065     6.428    processor/fetch/inst_bank/BRAM_reg_0_3_n_0
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.853 r  processor/fetch/inst_bank/BRAM_reg_1_3/DOADO[0]
                         net (fo=2, estimated)        2.560     9.413    processor/fetch/inst_bank/fetch_inst[3]
    SLICE_X71Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.537 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_8/O
                         net (fo=1, estimated)        1.396    10.933    processor/fetch/inst_bank/FSM_onehot_state[1]_i_8_n_0
    SLICE_X72Y80         LUT5 (Prop_lut5_I4_O)        0.152    11.085 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_4/O
                         net (fo=2, estimated)        1.004    12.089    processor/fetch/inst_bank/FSM_onehot_state[1]_i_4_n_0
    SLICE_X70Y88         LUT6 (Prop_lut6_I3_O)        0.326    12.415 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.415    processor/fetch/inst_bank_n_1
    SLICE_X70Y88         FDRE                                         r  processor/fetch/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      1.509    14.935    processor/fetch/buf_clk_100mhz_BUFG
    SLICE_X70Y88         FDRE                                         r  processor/fetch/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.177    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X70Y88         FDRE (Setup_fdre_C_D)        0.081    15.157    processor/fetch/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  2.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 processor/fetch/pc_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/fetch/inst_bank/BRAM_reg_0_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.532%)  route 0.458ns (76.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.854     1.103    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      0.592     1.721    processor/fetch/buf_clk_100mhz_BUFG
    SLICE_X73Y89         FDRE                                         r  processor/fetch/pc_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y89         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  processor/fetch/pc_reg[4]_rep__1/Q
                         net (fo=16, estimated)       0.458     2.320    processor/fetch/inst_bank/ADDRARDADDR[4]
    RAMB36_X3Y20         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg_0_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.899     1.336    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      0.909     2.274    processor/fetch/inst_bank/buf_clk_100mhz_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg_0_2/CLKARDCLK
                         clock pessimism             -0.236     2.039    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.222    processor/fetch/inst_bank/BRAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     processor/fetch/inst_bank/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    eth_clk_gen/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKOUT0



