Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb 26 19:48:11 2022
| Host         : NLO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xczu29dr
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   329 |
|    Minimum number of control sets                        |   329 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   374 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   329 |
| >= 0 to < 4        |    66 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     3 |
| >= 16              |   125 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2633 |          468 |
| No           | No                    | Yes                    |             236 |           64 |
| No           | Yes                   | No                     |             931 |          251 |
| Yes          | No                    | No                     |            1605 |          365 |
| Yes          | No                    | Yes                    |             190 |           31 |
| Yes          | Yes                   | No                     |            1247 |          291 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                               Clock Signal                                                                                                                              |                                                                                                                                                       Enable Signal                                                                                                                                                       |                                                                                                                                           Set/Reset Signal                                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |         1.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                       |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/gty_rst_0/inst/singe_bits_reg_inst/gty_slow_flags_out[1]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/gty_rst_0/inst/singe_bits_reg_inst/gty_slow_flags_out[0]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                  | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                2 |              3 |         1.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                  | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                                | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                              | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                  | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                               | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |         3.00 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                4 |              4 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__3_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__4_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                  |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                               |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                      |                2 |              5 |         2.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0   |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/gty_rst_0/inst/singe_bits_reg_inst/gty_slow_flags_out[2]                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0lock_out[0]                          |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/gty_rst_0/inst/singe_bits_reg_inst/gty_slow_flags_out[4]                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                3 |              5 |         1.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1          |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                              | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |         5.00 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in     |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                       |                4 |              5 |         1.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                               |                2 |              6 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                       |                5 |              6 |         1.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                              | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                               |                2 |              7 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                             |                1 |              7 |         7.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                             |                1 |              7 |         7.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                 |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                       |                3 |              8 |         2.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                                    | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                          |                3 |             10 |         3.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                1 |             10 |        10.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                    | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                          |                3 |             10 |         3.33 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                5 |             11 |         2.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                3 |             12 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                3 |             12 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                2 |             12 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                4 |             12 |         3.00 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                      |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                1 |             12 |        12.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                8 |             15 |         1.88 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                8 |             15 |         1.88 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                         |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                  |                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                8 |             17 |         2.13 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                9 |             22 |         2.44 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                       | gtwizard_ultrascale_0_example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                      |                3 |             28 |         9.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                2 |             28 |        14.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |               13 |             28 |         2.15 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                                      |                7 |             29 |         4.14 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                      |                3 |             29 |         9.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |               16 |             30 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |               16 |             31 |         1.94 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                9 |             32 |         3.56 |
|                                                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                              |               20 |             32 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                              |               20 |             32 |         1.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                              |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                              |               20 |             32 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/gty_rst_0/inst/singe_bits_reg_inst/reg_out[31]_i_1_n_0                                                                                                                                                                                                                     | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               11 |             34 |         3.09 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               16 |             34 |         2.13 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                      |                3 |             34 |        11.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                      |                3 |             34 |        11.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |               13 |             36 |         2.77 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |               10 |             39 |         3.90 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                5 |             49 |         9.80 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               11 |             49 |         4.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                7 |             49 |         7.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                8 |             49 |         6.13 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |               18 |             55 |         3.06 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                         |               15 |             64 |         4.27 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                         |               18 |             64 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               27 |             65 |         2.41 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               31 |             69 |         2.23 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               23 |             69 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |               28 |             91 |         3.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |               34 |             91 |         2.68 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               13 |             97 |         7.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               21 |            103 |         4.90 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               24 |            103 |         4.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                  |               25 |            112 |         4.48 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                  |               23 |            128 |         5.57 |
|                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               72 |            592 |         8.22 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |              383 |           2254 |         5.89 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


