<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fzyserial4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fzyserial4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fzyserial4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fzyserial4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fzyserial4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fzyserial4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fzyserial4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fzyserial4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fzyserial4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fzyserial4.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fzyserial4_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fzyserial4_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fzyserial4_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fzyserial4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fzyserial4_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fzyserial4_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fzyserial4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1467803973" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1467803973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467817648" xil_pn:in_ck="-8562480603470134188" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1467817648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DQ.vhd"/>
      <outfile xil_pn:name="fzyserial4.vhd"/>
      <outfile xil_pn:name="fzyserial4_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467804069" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1716897059661807362" xil_pn:start_ts="1467804069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804069" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5417242263713618976" xil_pn:start_ts="1467804069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467803973" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8769132931831081312" xil_pn:start_ts="1467803973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467817648" xil_pn:in_ck="-8562480603470134188" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1467817648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DQ.vhd"/>
      <outfile xil_pn:name="fzyserial4.vhd"/>
      <outfile xil_pn:name="fzyserial4_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467867618" xil_pn:in_ck="-8562480603470134188" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8367781658776803670" xil_pn:start_ts="1467867614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="fzyserial4_tb_beh.prj"/>
      <outfile xil_pn:name="fzyserial4_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1467867619" xil_pn:in_ck="5011458064780849617" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-263469464930666675" xil_pn:start_ts="1467867618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fzyserial4_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5617932049769120936" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8769132931831081312" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9109579257178255930" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804170" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3324862430067407786" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804189" xil_pn:in_ck="-5275920169734352419" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8294551478824642205" xil_pn:start_ts="1467804170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fzyserial4.lso"/>
      <outfile xil_pn:name="fzyserial4.ngc"/>
      <outfile xil_pn:name="fzyserial4.ngr"/>
      <outfile xil_pn:name="fzyserial4.prj"/>
      <outfile xil_pn:name="fzyserial4.stx"/>
      <outfile xil_pn:name="fzyserial4.syr"/>
      <outfile xil_pn:name="fzyserial4.xst"/>
      <outfile xil_pn:name="fzyserial4_tb_beh.prj"/>
      <outfile xil_pn:name="fzyserial4_tb_stx_beh.prj"/>
      <outfile xil_pn:name="fzyserial4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1467804264" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4688874800078424091" xil_pn:start_ts="1467804264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467804275" xil_pn:in_ck="-5275920169734361165" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="558219381507186929" xil_pn:start_ts="1467804264">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fzyserial4.bld"/>
      <outfile xil_pn:name="fzyserial4_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
