Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: lui $1,-30875
Expected:	Register Write to Reg: 0x01 Val: 0x87650000
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: ori $1,$1,17185
Expected:	Register Write to Reg: 0x01 Val: 0x87654321
Got     :	Register Write to Reg: 0x01 Val: 0x00004321
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: add $9,$0,$1
Expected:	Register Write to Reg: 0x09 Val: 0x87654321
Got     :	Register Write to Reg: 0x09 Val: 0x00004321
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


