# Reading C:/intelFPGA_pro/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Encoder_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:14:28 on Dec 11,2017
# vcom -reportprogress 300 -93 -work work C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity encoder_vhdl
# -- Compiling architecture encoder of encoder_vhdl
# ** Warning: C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd(27): (vcom-1013) Initial value of "a_ant" depends on value of signal "A".
# ** Warning: C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd(28): (vcom-1013) Initial value of "b_ant" depends on value of signal "B".
# End time: 15:14:28 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vcom -93 -work work {C:/github/Encoder/Encoder-in-VHDL/tb_encoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:14:28 on Dec 11,2017
# vcom -reportprogress 300 -93 -work work C:/github/Encoder/Encoder-in-VHDL/tb_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_encoder
# -- Compiling architecture simulacao of tb_encoder
# -- Loading entity encoder_vhdl
# End time: 15:14:28 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_encoder
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_encoder 
# Start time: 15:14:29 on Dec 11,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_encoder(simulacao)
# Loading work.encoder_vhdl(encoder)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:14:47 on Dec 11,2017, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
