	component nios2e is
		port (
			clk_clk                                : in  std_logic                     := 'X';             -- clk
			decode1_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			decode2_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			decode3_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			decode4_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			epcs_flash_controller_0_external_dclk  : out std_logic;                                        -- dclk
			epcs_flash_controller_0_external_sce   : out std_logic;                                        -- sce
			epcs_flash_controller_0_external_sdo   : out std_logic;                                        -- sdo
			epcs_flash_controller_0_external_data0 : in  std_logic                     := 'X';             -- data0
			hex0_external_connection_export        : out std_logic_vector(7 downto 0);                     -- export
			hex1_external_connection_export        : out std_logic_vector(7 downto 0);                     -- export
			hex2_external_connection_export        : out std_logic_vector(7 downto 0);                     -- export
			hex3_external_connection_export        : out std_logic_vector(7 downto 0);                     -- export
			period1_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			period2_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			period3_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			period4_external_connection_export     : out std_logic_vector(27 downto 0);                    -- export
			push_external_connection_export        : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                          : in  std_logic                     := 'X';             -- reset_n
			uart_0_external_connection_rxd         : in  std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd         : out std_logic                                         -- txd
		);
	end component nios2e;

