{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721933495595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933495596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:35 2024 " "Processing started: Fri Jul 26 03:51:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933495596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933495596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kernel -c Kernel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933495596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721933495768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721933495768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(20) " "Verilog HDL Expression warning at uart.v(20): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(43) " "Verilog HDL Expression warning at uart.v(43): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(46) " "Verilog HDL Expression warning at uart.v(46): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx uart.v(18) " "Verilog HDL Declaration information at uart.v(18): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXBUSY txbusy uart.v(15) " "Verilog HDL Declaration information at uart.v(15): object \"TXBUSY\" differs only in case from object \"txbusy\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXDONE txdone uart.v(16) " "Verilog HDL Declaration information at uart.v(16): object \"TXDONE\" differs only in case from object \"txdone\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXBUSY rxbusy uart.v(217) " "Verilog HDL Declaration information at uart.v(217): object \"RXBUSY\" differs only in case from object \"rxbusy\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXDONE rxdone uart.v(219) " "Verilog HDL Declaration information at uart.v(219): object \"RXDONE\" differs only in case from object \"rxdone\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXDATA rxdata uart.v(216) " "Verilog HDL Declaration information at uart.v(216): object \"RXDATA\" differs only in case from object \"rxdata\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 216 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v 12 12 " "Found 12 design units, including 12 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmit " "Found entity 1: Transmit" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "2 TransmitBaudrate " "Found entity 2: TransmitBaudrate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "3 TransmitState " "Found entity 3: TransmitState" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "4 TxD " "Found entity 4: TxD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "5 Recieve " "Found entity 5: Recieve" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "6 RecieveBaudrate " "Found entity 6: RecieveBaudrate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "7 RecieveState " "Found entity 7: RecieveState" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "8 RxD " "Found entity 8: RxD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "9 UartSource " "Found entity 9: UartSource" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "10 UartSink " "Found entity 10: UartSink" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "11 UartModule " "Found entity 11: UartModule" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "12 UartControllerModule " "Found entity 12: UartControllerModule" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Kernel.v 1 1 " "Using design file Kernel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kernel " "Found entity 1: Kernel" {  } { { "Kernel.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721933501825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kernel " "Elaborating entity \"Kernel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721933501826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartSource UartSource:uUartSrc " "Elaborating entity \"UartSource\" for hierarchy \"UartSource:uUartSrc\"" {  } { { "Kernel.v" "uUartSrc" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxD UartSource:uUartSrc\|TxD:uTxD " "Elaborating entity \"TxD\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\"" {  } { { "../../VerilogHDL/uart.v" "uTxD" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitState UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState " "Elaborating entity \"TransmitState\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\"" {  } { { "../../VerilogHDL/uart.v" "uTransmitState" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STATE uart.v(142) " "Verilog HDL Always Construct warning at uart.v(142): variable \"STATE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(143) " "Verilog HDL Always Construct warning at uart.v(143): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(144) " "Verilog HDL Always Construct warning at uart.v(144): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate uart.v(138) " "Verilog HDL Always Construct warning at uart.v(138): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate uart.v(138) " "Inferred latch for \"nstate\" at uart.v(138)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitBaudrate UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate " "Elaborating entity \"TransmitBaudrate\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\"" {  } { { "../../VerilogHDL/uart.v" "uTransmitBaudrate" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmit UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit " "Elaborating entity \"Transmit\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\"" {  } { { "../../VerilogHDL/uart.v" "uTransmit" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx uart.v(27) " "Verilog HDL Always Construct warning at uart.v(27): inferring latch(es) for variable \"tx\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501832 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data uart.v(41) " "Verilog HDL Always Construct warning at uart.v(41): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] uart.v(41) " "Inferred latch for \"data\[0\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart.v(41) " "Inferred latch for \"data\[1\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart.v(41) " "Inferred latch for \"data\[2\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart.v(41) " "Inferred latch for \"data\[3\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart.v(41) " "Inferred latch for \"data\[4\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart.v(41) " "Inferred latch for \"data\[5\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart.v(41) " "Inferred latch for \"data\[6\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart.v(41) " "Inferred latch for \"data\[7\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] uart.v(41) " "Inferred latch for \"data\[8\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx uart.v(27) " "Inferred latch for \"tx\" at uart.v(27)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartSink UartSink:uUartSink " "Elaborating entity \"UartSink\" for hierarchy \"UartSink:uUartSink\"" {  } { { "Kernel.v" "uUartSink" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxD UartSink:uUartSink\|RxD:uRxD " "Elaborating entity \"RxD\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\"" {  } { { "../../VerilogHDL/uart.v" "uRxD" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecieveState UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState " "Elaborating entity \"RecieveState\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\"" {  } { { "../../VerilogHDL/uart.v" "uRecieveState" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STATE uart.v(341) " "Verilog HDL Always Construct warning at uart.v(341): variable \"STATE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(342) " "Verilog HDL Always Construct warning at uart.v(342): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(343) " "Verilog HDL Always Construct warning at uart.v(343): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate uart.v(337) " "Verilog HDL Always Construct warning at uart.v(337): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 337 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate uart.v(337) " "Inferred latch for \"nstate\" at uart.v(337)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecieveBaudrate UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate " "Elaborating entity \"RecieveBaudrate\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\"" {  } { { "../../VerilogHDL/uart.v" "uRecieveBaudrate" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(306) " "Verilog HDL assignment warning at uart.v(306): truncated value with size 32 to match size of target (4)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart.v(314) " "Verilog HDL assignment warning at uart.v(314): truncated value with size 32 to match size of target (9)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart.v(315) " "Verilog HDL assignment warning at uart.v(315): truncated value with size 32 to match size of target (9)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Recieve UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve " "Elaborating entity \"Recieve\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\"" {  } { { "../../VerilogHDL/uart.v" "uRecieve" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data uart.v(238) " "Verilog HDL Always Construct warning at uart.v(238): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart.v(238) " "Inferred latch for \"data\[1\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart.v(238) " "Inferred latch for \"data\[2\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart.v(238) " "Inferred latch for \"data\[3\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart.v(238) " "Inferred latch for \"data\[4\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart.v(238) " "Inferred latch for \"data\[5\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart.v(238) " "Inferred latch for \"data\[6\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart.v(238) " "Inferred latch for \"data\[7\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] uart.v(238) " "Inferred latch for \"data\[8\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] uart.v(238) " "Inferred latch for \"data\[9\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartControllerModule UartControllerModule:uUartCon " "Elaborating entity \"UartControllerModule\" for hierarchy \"UartControllerModule:uUartCon\"" {  } { { "Kernel.v" "uUartCon" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latchdata uart.v(686) " "Verilog HDL Always Construct warning at uart.v(686): inferring latch(es) for variable \"latchdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 uart.v(701) " "Verilog HDL assignment warning at uart.v(701): truncated value with size 17 to match size of target (16)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 uart.v(727) " "Verilog HDL assignment warning at uart.v(727): truncated value with size 66 to match size of target (64)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 uart.v(746) " "Verilog HDL assignment warning at uart.v(746): truncated value with size 66 to match size of target (64)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(744) " "Verilog HDL Case Statement information at uart.v(744): all case item expressions in this case statement are onehot" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 744 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[0\] uart.v(686) " "Inferred latch for \"latchdata\[0\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[1\] uart.v(686) " "Inferred latch for \"latchdata\[1\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[2\] uart.v(686) " "Inferred latch for \"latchdata\[2\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[3\] uart.v(686) " "Inferred latch for \"latchdata\[3\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[4\] uart.v(686) " "Inferred latch for \"latchdata\[4\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[5\] uart.v(686) " "Inferred latch for \"latchdata\[5\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[6\] uart.v(686) " "Inferred latch for \"latchdata\[6\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[7\] uart.v(686) " "Inferred latch for \"latchdata\[7\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[8\] uart.v(686) " "Inferred latch for \"latchdata\[8\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[9\] uart.v(686) " "Inferred latch for \"latchdata\[9\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[10\] uart.v(686) " "Inferred latch for \"latchdata\[10\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[11\] uart.v(686) " "Inferred latch for \"latchdata\[11\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[12\] uart.v(686) " "Inferred latch for \"latchdata\[12\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[13\] uart.v(686) " "Inferred latch for \"latchdata\[13\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[14\] uart.v(686) " "Inferred latch for \"latchdata\[14\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[15\] uart.v(686) " "Inferred latch for \"latchdata\[15\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[16\] uart.v(686) " "Inferred latch for \"latchdata\[16\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[17\] uart.v(686) " "Inferred latch for \"latchdata\[17\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[18\] uart.v(686) " "Inferred latch for \"latchdata\[18\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[19\] uart.v(686) " "Inferred latch for \"latchdata\[19\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[20\] uart.v(686) " "Inferred latch for \"latchdata\[20\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[21\] uart.v(686) " "Inferred latch for \"latchdata\[21\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[22\] uart.v(686) " "Inferred latch for \"latchdata\[22\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[23\] uart.v(686) " "Inferred latch for \"latchdata\[23\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[24\] uart.v(686) " "Inferred latch for \"latchdata\[24\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[25\] uart.v(686) " "Inferred latch for \"latchdata\[25\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[26\] uart.v(686) " "Inferred latch for \"latchdata\[26\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[27\] uart.v(686) " "Inferred latch for \"latchdata\[27\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[28\] uart.v(686) " "Inferred latch for \"latchdata\[28\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[29\] uart.v(686) " "Inferred latch for \"latchdata\[29\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[30\] uart.v(686) " "Inferred latch for \"latchdata\[30\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[31\] uart.v(686) " "Inferred latch for \"latchdata\[31\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[32\] uart.v(686) " "Inferred latch for \"latchdata\[32\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[33\] uart.v(686) " "Inferred latch for \"latchdata\[33\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[34\] uart.v(686) " "Inferred latch for \"latchdata\[34\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[35\] uart.v(686) " "Inferred latch for \"latchdata\[35\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[36\] uart.v(686) " "Inferred latch for \"latchdata\[36\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[37\] uart.v(686) " "Inferred latch for \"latchdata\[37\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[38\] uart.v(686) " "Inferred latch for \"latchdata\[38\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[39\] uart.v(686) " "Inferred latch for \"latchdata\[39\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[40\] uart.v(686) " "Inferred latch for \"latchdata\[40\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[41\] uart.v(686) " "Inferred latch for \"latchdata\[41\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[42\] uart.v(686) " "Inferred latch for \"latchdata\[42\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[43\] uart.v(686) " "Inferred latch for \"latchdata\[43\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[44\] uart.v(686) " "Inferred latch for \"latchdata\[44\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[45\] uart.v(686) " "Inferred latch for \"latchdata\[45\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[46\] uart.v(686) " "Inferred latch for \"latchdata\[46\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[47\] uart.v(686) " "Inferred latch for \"latchdata\[47\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[48\] uart.v(686) " "Inferred latch for \"latchdata\[48\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[49\] uart.v(686) " "Inferred latch for \"latchdata\[49\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[50\] uart.v(686) " "Inferred latch for \"latchdata\[50\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[51\] uart.v(686) " "Inferred latch for \"latchdata\[51\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[52\] uart.v(686) " "Inferred latch for \"latchdata\[52\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[53\] uart.v(686) " "Inferred latch for \"latchdata\[53\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[54\] uart.v(686) " "Inferred latch for \"latchdata\[54\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[55\] uart.v(686) " "Inferred latch for \"latchdata\[55\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[56\] uart.v(686) " "Inferred latch for \"latchdata\[56\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[57\] uart.v(686) " "Inferred latch for \"latchdata\[57\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[58\] uart.v(686) " "Inferred latch for \"latchdata\[58\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[59\] uart.v(686) " "Inferred latch for \"latchdata\[59\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[60\] uart.v(686) " "Inferred latch for \"latchdata\[60\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[61\] uart.v(686) " "Inferred latch for \"latchdata\[61\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[62\] uart.v(686) " "Inferred latch for \"latchdata\[62\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[63\] uart.v(686) " "Inferred latch for \"latchdata\[63\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM1 " "RAM logic \"RAM1\" is uninferred due to asynchronous read logic" {  } { { "Kernel.v" "RAM1" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 65 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721933502119 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM2 " "RAM logic \"RAM2\" is uninferred due to asynchronous read logic" {  } { { "Kernel.v" "RAM2" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 66 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721933502119 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721933502119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[0\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[1\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[2\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[3\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[4\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\] " "Latch UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[5\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[6\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[7\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UartSink:uUartSink\|oDONE UartSink:uUartSink\|oDONE~_emulated UartSink:uUartSink\|oDONE~1 " "Register \"UartSink:uUartSink\|oDONE\" is converted into an equivalent circuit using register \"UartSink:uUartSink\|oDONE~_emulated\" and latch \"UartSink:uUartSink\|oDONE~1\"" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 516 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721933502531 "|Kernel|UartSink:uUartSink|oDONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UartSource:uUartSrc\|oDONE UartSource:uUartSrc\|oDONE~_emulated UartSource:uUartSrc\|oDONE~1 " "Register \"UartSource:uUartSrc\|oDONE\" is converted into an equivalent circuit using register \"UartSource:uUartSrc\|oDONE~_emulated\" and latch \"UartSource:uUartSrc\|oDONE~1\"" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 418 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721933502531 "|Kernel|UartSource:uUartSrc|oDONE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1721933502531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721933502913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721933504186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.map.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933504230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721933504345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933504345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1761 " "Implemented 1761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721933504456 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721933504456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1755 " "Implemented 1755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721933504456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721933504456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:44 2024 " "Processing ended: Fri Jul 26 03:51:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933504467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721933505203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933505203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:44 2024 " "Processing started: Fri Jul 26 03:51:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933505203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721933505203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Kernel -c Kernel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721933505203 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721933505237 ""}
{ "Info" "0" "" "Project  = Kernel" {  } {  } 0 0 "Project  = Kernel" 0 0 "Fitter" 0 0 1721933505238 ""}
{ "Info" "0" "" "Revision = Kernel" {  } {  } 0 0 "Revision = Kernel" 0 0 "Fitter" 0 0 1721933505238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721933505327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721933505328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Kernel 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"Kernel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721933505336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721933505378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721933505378 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721933505482 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721933505486 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1721933505539 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721933505541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721933505541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721933505541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721933505541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721933505541 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721933505547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721933505547 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721933505547 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721933505547 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721933505547 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721933505547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721933505548 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721933506138 ""}
{ "Info" "ISTA_SDC_FOUND" "Kernel.sdc " "Reading SDC File: 'Kernel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721933506140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933506146 ""} { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|datab " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933506146 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721933506146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933506147 ""} { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datac " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933506147 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721933506147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~0 reset " "Register UartSource:uUartSrc\|cnt~0 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933506148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721933506148 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[49\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[49\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933506148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721933506148 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[1\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[1\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933506149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721933506149 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933506156 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1721933506156 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1721933506156 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721933506156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721933506156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        CLOCK " "  20.833        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721933506156 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721933506156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[0\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[0\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[1\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[1\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[2\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[2\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[3\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[3\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[4\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[4\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[5\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[5\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[6\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[6\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[7\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[7\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[8\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[8\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1721933506280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506280 ""}  } { { "Kernel.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 2354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|TXDONE  " "Automatically promoted node UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|TXDONE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|txstart~0 " "Destination node UartSource:uUartSrc\|txstart~0" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 446 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506281 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|oDONE~0 " "Destination node UartSink:uUartSink\|oDONE~0" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 516 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|oDONE~2 " "Destination node UartSink:uUartSink\|oDONE~2" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 516 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~0 " "Destination node UartSink:uUartSink\|reg_data~0" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~69 " "Destination node UartSink:uUartSink\|cnt~69" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~1 " "Destination node UartSink:uUartSink\|reg_data~1" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~2 " "Destination node UartSink:uUartSink\|reg_data~2" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~3 " "Destination node UartSink:uUartSink\|reg_data~3" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~4 " "Destination node UartSink:uUartSink\|reg_data~4" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~5 " "Destination node UartSink:uUartSink\|reg_data~5" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|reg_data~6 " "Destination node UartSink:uUartSink\|reg_data~6" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1721933506281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506281 ""}  } { { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSink:uUartSink\|oDONE~2  " "Automatically promoted node UartSink:uUartSink\|oDONE~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506281 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 516 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|RXDONE  " "Automatically promoted node UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|RXDONE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~30 " "Destination node UartSink:uUartSink\|cnt~30" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~29 " "Destination node UartSink:uUartSink\|cnt~29" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~28 " "Destination node UartSink:uUartSink\|cnt~28" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~27 " "Destination node UartSink:uUartSink\|cnt~27" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~26 " "Destination node UartSink:uUartSink\|cnt~26" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~25 " "Destination node UartSink:uUartSink\|cnt~25" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~24 " "Destination node UartSink:uUartSink\|cnt~24" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~23 " "Destination node UartSink:uUartSink\|cnt~23" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~22 " "Destination node UartSink:uUartSink\|cnt~22" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|cnt~21 " "Destination node UartSink:uUartSink\|cnt~21" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1721933506281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506281 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 219 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx~1  " "Automatically promoted node UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[0\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[0\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[1\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[1\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[2\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[2\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[3\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[3\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[4\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[4\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[5\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[5\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[6\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[6\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[7\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[7\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[8\] " "Destination node UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\|bcnt\[8\]" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506282 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|BREAK  " "Automatically promoted node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|BREAK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|RXDONE " "Destination node UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|RXDONE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 219 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate~0 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate~0" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~0 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~0" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt\[1\]~1 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt\[1\]~1" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~2 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~2" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~3 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~3" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~4 " "Destination node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|numcnt~4" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506282 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|Equal0~2  " "Automatically promoted node UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\]~1 " "Destination node UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\]~1" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721933506282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721933506282 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSink:uUartSink\|cnt~69  " "Automatically promoted node UartSink:uUartSink\|cnt~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506282 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartSource:uUartSrc\|cnt~69  " "Automatically promoted node UartSource:uUartSrc\|cnt~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721933506282 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 438 -1 0 } } { "temporary_test_loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721933506282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721933506654 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721933506656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721933506657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721933506660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721933506665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721933506669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721933506670 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721933506672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721933506729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1721933506732 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721933506732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721933506781 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721933506785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721933507292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721933507523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721933507540 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721933507972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721933507972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721933508458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721933509227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721933509227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721933509479 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1721933509479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721933509479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721933509481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721933509664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721933509680 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1721933509680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721933510242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721933510243 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1721933510243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721933510860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721933511415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.fit.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721933511659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933512069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:52 2024 " "Processing ended: Fri Jul 26 03:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933512069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933512069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933512069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721933512069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721933512836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933512836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:52 2024 " "Processing started: Fri Jul 26 03:51:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933512836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721933512836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Kernel -c Kernel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721933512837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721933513011 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721933513354 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721933513365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933513566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:53 2024 " "Processing ended: Fri Jul 26 03:51:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933513566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933513566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933513566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721933513566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721933514206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933514207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:54 2024 " "Processing started: Fri Jul 26 03:51:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933514207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1721933514207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Kernel -c Kernel " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1721933514207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1721933514380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1721933514384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1721933514384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1721933514687 ""}
{ "Info" "ISTA_SDC_FOUND" "Kernel.sdc " "Reading SDC File: 'Kernel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1721933514690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514697 ""} { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514697 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1721933514697 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514698 ""} { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514698 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1721933514698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~13 reset " "Register UartSource:uUartSrc\|cnt~13 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[50\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[50\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933514708 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1721933514708 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1721933514726 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1721933514754 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1721933514991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1721933515036 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Power Analyzer" 0 -1 1721933515037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1721933515687 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.602 millions of transitions / sec " "Average toggle rate for this design is 5.602 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1721933517343 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "155.33 mW " "Total thermal power estimate for the design is 155.33 mW" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1721933517375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:57 2024 " "Processing ended: Fri Jul 26 03:51:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1721933517525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1721933518179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933518179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:58 2024 " "Processing started: Fri Jul 26 03:51:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933518179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721933518179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Kernel -c Kernel " "Command: quartus_sta Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721933518179 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721933518216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721933518313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721933518313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933518359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933518359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721933518516 ""}
{ "Info" "ISTA_SDC_FOUND" "Kernel.sdc " "Reading SDC File: 'Kernel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721933518544 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933518551 ""} { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933518551 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1721933518551 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933518551 ""} { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933518551 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1721933518551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~13 reset " "Register UartSource:uUartSrc\|cnt~13 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933518553 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933518553 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[50\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[50\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933518553 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933518553 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933518553 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933518553 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933518557 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721933518557 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721933518558 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721933518561 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721933518572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.237 " "Worst-case setup slack is 11.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.237               0.000 CLOCK  " "   11.237               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933518577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK  " "    0.360               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933518583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933518584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933518585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.058 " "Worst-case minimum pulse width slack is 10.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.058               0.000 CLOCK  " "   10.058               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933518587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933518587 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721933518605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721933518630 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1721933518630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721933519326 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~13 reset " "Register UartSource:uUartSrc\|cnt~13 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519416 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[50\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[50\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519416 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519416 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933519418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721933519418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.630 " "Worst-case setup slack is 11.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.630               0.000 CLOCK  " "   11.630               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLOCK  " "    0.322               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933519439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933519440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.995 " "Worst-case minimum pulse width slack is 9.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.995               0.000 CLOCK  " "    9.995               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519441 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721933519457 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~13 reset " "Register UartSource:uUartSrc\|cnt~13 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519611 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[50\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[50\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519611 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933519611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721933519611 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933519613 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721933519613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.024 " "Worst-case setup slack is 17.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.024               0.000 CLOCK  " "   17.024               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK  " "    0.151               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933519625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721933519626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.854 " "Worst-case minimum pulse width slack is 9.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.854               0.000 CLOCK  " "    9.854               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721933519627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721933519627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721933520260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721933520260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933520279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:52:00 2024 " "Processing ended: Fri Jul 26 03:52:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933520279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933520279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933520279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721933520279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721933521012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933521013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:52:00 2024 " "Processing started: Fri Jul 26 03:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933521013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721933521013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Kernel -c Kernel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721933521013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721933521233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kernel.vo /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/simulation/modelsim/ simulation " "Generated file Kernel.vo in folder \"/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721933521455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933521474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:52:01 2024 " "Processing ended: Fri Jul 26 03:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933521474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933521474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933521474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721933521474 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721933521580 ""}
