0.6
2018.3
Dec  7 2018
00:33:28
F:/learn/FPGA/decoder_3_8/decoder_3_8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/learn/FPGA/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,1630747450,verilog,,,,decoder_3_8_tb,,,,,,,,
F:/learn/FPGA/decoder_3_8/decoder_3_8.srcs/sources_1/new/decoder_3_8.v,1630742008,verilog,,F:/learn/FPGA/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,,decoder_3_8,,,,,,,,
