Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: TopController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopController.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopController"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : TopController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronize_input.v" into library work
Parsing module <Synchronize_input>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Walk_register.v" into library work
Parsing module <Walk_register>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TimeParameters.v" into library work
Parsing module <TimeParameters>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronizer.v" into library work
Parsing module <Synchronizer>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/LEDs.v" into library work
Parsing module <LEDs>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Divider.v" into library work
Parsing module <Divider>.
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController.v" into library work
Parsing module <TopController>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopController>.

Elaborating module <Synchronizer>.

Elaborating module <Synchronize_input>.

Elaborating module <Walk_register>.

Elaborating module <TimeParameters>.

Elaborating module <Divider>.
WARNING:HDLCompiler:413 - "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Divider.v" Line 43: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Timer>.
WARNING:HDLCompiler:413 - "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Timer.v" Line 56: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <FSM>.
"/home/tharushi/Programs/HDL/Traffic_Light_Controller/FSM.v" Line 106. $display Walk button pushed!

Elaborating module <LEDs>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopController>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController.v".
    Found 1-bit register for signal <st_state>.
    Found 1-bit register for signal <expired_state>.
    Found 1-bit register for signal <enable_state>.
    Found 4-bit register for signal <time_val>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <TopController> synthesized.

Synthesizing Unit <Synchronizer>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronizer.v".
    Summary:
	no macro.
Unit <Synchronizer> synthesized.

Synthesizing Unit <Synchronize_input>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronize_input.v".
        NSYNC = 2
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Synchronize_input> synthesized.

Synthesizing Unit <Walk_register>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Walk_register.v".
    Found 1-bit register for signal <wr>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Walk_register> synthesized.

Synthesizing Unit <TimeParameters>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TimeParameters.v".
        ID_base = 2'b00
        ID_extended = 2'b01
        ID_yellow = 2'b10
        default_val_base = 4'b0110
        default_val_extended = 4'b0011
        default_val_yellow = 4'b0010
    Set property "KEEP = TRUE" for signal <value_base>.
    Set property "KEEP = TRUE" for signal <value_extended>.
    Set property "KEEP = TRUE" for signal <value_yellow>.
    Found 4-bit register for signal <value_extended>.
    Found 4-bit register for signal <value_yellow>.
    Found 4-bit register for signal <value>.
    Found 4-bit register for signal <value_base>.
    Found 4-bit 4-to-1 multiplexer for signal <interval[1]_PWR_5_o_wide_mux_10_OUT> created at line 83.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <TimeParameters> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Divider.v".
        system_max = 3'b111
WARNING:Xst:647 - Input <timer_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <internal_counter>.
    Found 1-bit register for signal <enable>.
    Found 4-bit adder for signal <internal_counter[3]_GND_6_o_add_2_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <Divider> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Timer.v".
    Found 1-bit register for signal <divider_reset>.
    Found 4-bit register for signal <seconds_to_expire>.
    Found 1-bit register for signal <expired>.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT<3:0>> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Timer> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/FSM.v".
        ms_green_initial = 0
        ms_green_no_traffic = 1
        ms_green_traffic = 2
        ms_yellow = 3
        walk_lamp = 4
        ss_green_initial = 5
        ss_green_traffic = 6
        ss_yellow = 7
        ID_base = 2'b00
        ID_extended = 2'b01
        ID_yellow = 2'b10
    Found 1-bit register for signal <wr_reset>.
    Found 2-bit register for signal <interval>.
    Found 3-bit register for signal <state>.
    Found 7-bit register for signal <lights>.
    Found 1-bit register for signal <start_timer>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_sync_prog_sync_OR_5_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <LEDs>.
    Related source file is "/home/tharushi/Programs/HDL/Traffic_Light_Controller/LEDs.v".
    Summary:
	no macro.
Unit <LEDs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 26
 1-bit register                                        : 17
 2-bit register                                        : 1
 4-bit register                                        : 7
 7-bit register                                        : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider>.
The following registers are absorbed into counter <internal_counter>: 1 register on signal <internal_counter>.
Unit <Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <seconds_to_expire>: 1 register on signal <seconds_to_expire>.
Unit <Timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <timer1/divider_reset> of sequential type is unconnected in block <TopController>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm1/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 101   | 110
 100   | 111
 111   | 101
 110   | 100
-------------------

Optimizing unit <TopController> ...

Optimizing unit <TimeParameters> ...

Optimizing unit <FSM> ...
WARNING:Xst:1293 - FF/Latch <divider1/internal_counter_3> has a constant value of 0 in block <TopController>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopController, actual ratio is 0.
FlipFlop syncronizer1/synchronized_reset/out has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <TopController> :
	Found 2-bit shift register for signal <syncronizer1/synchronized_reprogram/out>.
	Found 2-bit shift register for signal <syncronizer1/synchronized_walk_request/out>.
	Found 2-bit shift register for signal <syncronizer1/synchronized_sensor/out>.
Unit <TopController> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopController.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 58
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 19
#      LUT4                        : 5
#      LUT5                        : 15
#      LUT6                        : 10
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 54
#      FD                          : 24
#      FDE                         : 17
#      FDR                         : 7
#      FDRE                        : 3
#      FDSE                        : 3
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  54576     0%  
 Number of Slice LUTs:                   58  out of  27288     0%  
    Number used as Logic:                55  out of  27288     0%  
    Number used as Memory:                3  out of   6408     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     68
   Number with an unused Flip Flop:      14  out of     68    20%  
   Number with an unused LUT:            10  out of     68    14%  
   Number of fully used LUT-FF pairs:    44  out of     68    64%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    296     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.954ns (Maximum Frequency: 338.547MHz)
   Minimum input arrival time before clock: 3.610ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.954ns (frequency: 338.547MHz)
  Total number of paths / destination ports: 222 / 86
-------------------------------------------------------------------------
Delay:               2.954ns (Levels of Logic = 1)
  Source:            syncronizer1/synchronized_reprogram/out (FF)
  Destination:       fsm1/lights_6 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: syncronizer1/synchronized_reprogram/out to fsm1/lights_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.447   1.238  syncronizer1/synchronized_reprogram/out (syncronizer1/synchronized_reprogram/out)
     LUT3:I1->O            6   0.203   0.744  fsm1/_n0046_inv11 (fsm1/_n0046_inv)
     FDE:CE                    0.322          fsm1/lights_0
    ----------------------------------------
    Total                      2.954ns (0.972ns logic, 1.982ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 59 / 20
-------------------------------------------------------------------------
Offset:              3.610ns (Levels of Logic = 2)
  Source:            time_param_selector<1> (PAD)
  Destination:       timeParameters1/value_base_3 (FF)
  Destination Clock: clock rising

  Data Path: time_param_selector<1> to timeParameters1/value_base_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.180  time_param_selector_1_IBUF (time_param_selector_1_IBUF)
     LUT4:I0->O            4   0.203   0.683  timeParameters1/_n0064_inv1 (timeParameters1/_n0064_inv)
     FDE:CE                    0.322          timeParameters1/value_base_0
    ----------------------------------------
    Total                      3.610ns (1.747ns logic, 1.863ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            fsm1/lights_1 (FF)
  Destination:       Gs (PAD)
  Source Clock:      clock rising

  Data Path: fsm1/lights_1 to Gs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fsm1/lights_1 (fsm1/lights_1)
     OBUF:I->O                 2.571          Gs_OBUF (Gs)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.954|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.54 secs
 
--> 


Total memory usage is 387752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

