

================================================================
== Vivado HLS Report for 'key_core_two'
================================================================
* Date:           Mon Nov  8 13:28:32 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        RSA2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.532|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- pub_key_loop       |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- share_secret_loop  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    1631|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|    780|     3002|    1650|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|    2605|    -|
|Register         |        -|      -|     6465|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    780|     9467|    5886|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     39|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |key_core_two_mul_128ns_512s_512_2_1_U1         |key_core_two_mul_128ns_512s_512_2_1         |        0|    195|  361|  178|    0|
    |key_core_two_mul_128ns_512s_512_2_1_U4         |key_core_two_mul_128ns_512s_512_2_1         |        0|    195|  361|  178|    0|
    |key_core_two_mul_512s_128ns_512_2_1_U3         |key_core_two_mul_512s_128ns_512_2_1         |        0|    195|  361|  178|    0|
    |key_core_two_mul_512s_128ns_512_2_1_U6         |key_core_two_mul_512s_128ns_512_2_1         |        0|    195|  361|  178|    0|
    |key_core_two_udiv_512s_128ns_512_516_seq_1_U2  |key_core_two_udiv_512s_128ns_512_516_seq_1  |        0|      0|  779|  469|    0|
    |key_core_two_udiv_512s_128ns_512_516_seq_1_U5  |key_core_two_udiv_512s_128ns_512_516_seq_1  |        0|      0|  779|  469|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                          |                                            |        0|    780| 3002| 1650|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln83_fu_553_p2                   |     +    |      0|  0|   24|           1|          17|
    |i_V_1_fu_430_p2                      |     +    |      0|  0|  135|         128|           1|
    |i_V_fu_502_p2                        |     +    |      0|  0|  135|         128|           1|
    |big_mult_V_7_fu_520_p2               |     -    |      0|  0|  512|         512|         512|
    |big_mult_V_8_fu_460_p2               |     -    |      0|  0|  512|         512|         512|
    |ap_block_state1056_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state532_io                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state7_io                   |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1130_read_state2      |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1136_write_state2     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1695_write_state526   |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op2277_write_state1053  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op2280_write_state1053  |    and   |      0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_139_p8              |    and   |      0|  0|    2|           1|           0|
    |out_V_data_V_1_load_A                |    and   |      0|  0|    2|           1|           1|
    |out_V_data_V_1_load_B                |    and   |      0|  0|    2|           1|           1|
    |out_V_dest_V_1_load_A                |    and   |      0|  0|    2|           1|           1|
    |out_V_dest_V_1_load_B                |    and   |      0|  0|    2|           1|           1|
    |out_V_id_V_1_load_A                  |    and   |      0|  0|    2|           1|           1|
    |out_V_id_V_1_load_B                  |    and   |      0|  0|    2|           1|           1|
    |timeStep_V_1_load_A                  |    and   |      0|  0|    2|           1|           1|
    |timeStep_V_1_load_B                  |    and   |      0|  0|    2|           1|           1|
    |grp_fu_257_p2                        |   icmp   |      0|  0|   13|          16|           2|
    |icmp_ln163_fu_344_p2                 |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln422_fu_325_p2                 |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln64_fu_396_p2                  |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln879_1_fu_311_p2               |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln879_2_fu_316_p2               |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln879_3_fu_350_p2               |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln879_4_fu_355_p2               |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln879_fu_285_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln887_1_fu_420_p2               |   icmp   |      0|  0|   50|         128|         128|
    |icmp_ln887_fu_492_p2                 |   icmp   |      0|  0|   50|         128|         128|
    |icmp_ln899_fu_298_p2                 |   icmp   |      0|  0|    9|           3|           2|
    |is_sender_fu_275_p2                  |   icmp   |      0|  0|   13|          16|           1|
    |out_V_data_V_1_state_cmp_full        |   icmp   |      0|  0|    8|           2|           1|
    |out_V_dest_V_1_state_cmp_full        |   icmp   |      0|  0|    8|           2|           1|
    |out_V_id_V_1_state_cmp_full          |   icmp   |      0|  0|    8|           2|           1|
    |timeStep_V_1_state_cmp_full          |   icmp   |      0|  0|    8|           2|           1|
    |ap_block_state1051_io                |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1053_io                |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_io                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state526_io                 |    or    |      0|  0|    2|           1|           1|
    |ap_block_state527                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state527_io                 |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1101_read_state2      |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1108_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1109_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1113_read_state2      |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1124_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1128_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1698_write_state527   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1701_write_state527   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1706_write_state527   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1709_write_state527   |    or    |      0|  0|    2|           1|           1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0| 1631|        1653|        1354|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+------+-----------+-----+-----------+
    |           Name          |  LUT | Input Size| Bits| Total Bits|
    +-------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                |  2193|       1057|    1|       1057|
    |data9_data_V_1_reg_209   |     9|          2|  512|       1024|
    |data9_data_V_reg_231     |     9|          2|  512|       1024|
    |in_r_TDATA_blk_n         |     9|          2|    1|          2|
    |out_V_data_V_1_data_in   |   133|         29|  512|      14848|
    |out_V_data_V_1_data_out  |     9|          2|  512|       1024|
    |out_V_data_V_1_state     |    15|          3|    2|          6|
    |out_V_dest_V_1_data_in   |    33|          6|    8|         48|
    |out_V_dest_V_1_data_out  |     9|          2|    8|         16|
    |out_V_dest_V_1_state     |    15|          3|    2|          6|
    |out_V_id_V_1_data_in     |    15|          3|    8|         24|
    |out_V_id_V_1_data_out    |     9|          2|    8|         16|
    |out_V_id_V_1_state       |    15|          3|    2|          6|
    |out_V_keep_V_1_state     |    15|          3|    2|          6|
    |out_V_last_V_1_state     |    15|          3|    2|          6|
    |out_V_user_V_1_state     |    15|          3|    2|          6|
    |out_r_TDATA_blk_n        |     9|          2|    1|          2|
    |t_V_2_reg_220            |     9|          2|  128|        256|
    |t_V_reg_242              |     9|          2|  128|        256|
    |timeStep_V_1_data_out    |     9|          2|   16|         32|
    |timeStep_V_1_state       |    15|          3|    2|          6|
    |timeStep_V_TDATA_blk_n   |     9|          2|    1|          2|
    |time_step_V              |    27|          5|    3|         15|
    +-------------------------+------+-----------+-----+-----------+
    |Total                    |  2605|       1143| 2373|      19688|
    +-------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |ap_CS_fsm                 |  1056|   0|  1056|          0|
    |base_V                    |   128|   0|   128|          0|
    |base_V_load_reg_618       |   128|   0|   128|          0|
    |big_mult_V_6_reg_743      |   128|   0|   512|        384|
    |big_mult_V_7_reg_781      |   512|   0|   512|          0|
    |big_mult_V_8_reg_718      |   512|   0|   512|          0|
    |data6_data_V_1_reg_687    |   128|   0|   512|        384|
    |data6_data_V_reg_750      |   128|   0|   512|        384|
    |data9_data_V_1_reg_209    |   512|   0|   512|          0|
    |data9_data_V_reg_231      |   512|   0|   512|          0|
    |datapk_data_V_reg_640     |   128|   0|   512|        384|
    |i_V_1_reg_697             |   128|   0|   128|          0|
    |i_V_reg_760               |   128|   0|   128|          0|
    |icmp_ln163_reg_651        |     1|   0|     1|          0|
    |icmp_ln395_reg_792        |     1|   0|     1|          0|
    |icmp_ln422_reg_636        |     1|   0|     1|          0|
    |icmp_ln566_reg_729        |     1|   0|     1|          0|
    |icmp_ln64_reg_673         |     1|   0|     1|          0|
    |icmp_ln879_1_reg_624      |     1|   0|     1|          0|
    |icmp_ln879_2_reg_628      |     1|   0|     1|          0|
    |icmp_ln879_3_reg_655      |     1|   0|     1|          0|
    |icmp_ln879_4_reg_659      |     1|   0|     1|          0|
    |icmp_ln879_reg_594        |     1|   0|     1|          0|
    |icmp_ln899_reg_608        |     1|   0|     1|          0|
    |is_sender_reg_586         |     1|   0|     1|          0|
    |modulus_V                 |   128|   0|   128|          0|
    |modulus_V_load_reg_612    |   128|   0|   128|          0|
    |out_V_data_V_1_payload_A  |   512|   0|   512|          0|
    |out_V_data_V_1_payload_B  |   512|   0|   512|          0|
    |out_V_data_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_data_V_1_sel_wr     |     1|   0|     1|          0|
    |out_V_data_V_1_state      |     2|   0|     2|          0|
    |out_V_dest_V_1_payload_A  |     8|   0|     8|          0|
    |out_V_dest_V_1_payload_B  |     8|   0|     8|          0|
    |out_V_dest_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_dest_V_1_sel_wr     |     1|   0|     1|          0|
    |out_V_dest_V_1_state      |     2|   0|     2|          0|
    |out_V_id_V_1_payload_A    |     8|   0|     8|          0|
    |out_V_id_V_1_payload_B    |     8|   0|     8|          0|
    |out_V_id_V_1_sel_rd       |     1|   0|     1|          0|
    |out_V_id_V_1_sel_wr       |     1|   0|     1|          0|
    |out_V_id_V_1_state        |     2|   0|     2|          0|
    |out_V_keep_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_keep_V_1_state      |     2|   0|     2|          0|
    |out_V_last_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_last_V_1_state      |     2|   0|     2|          0|
    |out_V_user_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_user_V_1_state      |     2|   0|     2|          0|
    |out_data_value_V_reg_786  |   128|   0|   128|          0|
    |secret_V                  |    17|   0|    17|          0|
    |sext_ln887_reg_598        |   128|   0|   128|          0|
    |t_V_2_reg_220             |   128|   0|   128|          0|
    |t_V_reg_242               |   128|   0|   128|          0|
    |timeStep_V_1_payload_A    |    16|   0|    16|          0|
    |timeStep_V_1_payload_B    |    16|   0|    16|          0|
    |timeStep_V_1_sel_rd       |     1|   0|     1|          0|
    |timeStep_V_1_sel_wr       |     1|   0|     1|          0|
    |timeStep_V_1_state        |     2|   0|     2|          0|
    |time_step_V               |     3|   0|     5|          2|
    |tmp_1_reg_647             |     1|   0|     1|          0|
    |tmp_2_reg_632             |     1|   0|     1|          0|
    |tmp_reg_604               |     1|   0|     1|          0|
    |trans_done                |     1|   0|     1|          0|
    |trans_done_load_reg_590   |     1|   0|     1|          0|
    |trunc_ln209_2_reg_668     |   128|   0|   128|          0|
    |trunc_ln209_4_reg_663     |   128|   0|   128|          0|
    |trunc_ln209_5_reg_723     |   128|   0|   128|          0|
    |trunc_ln209_reg_677       |    32|   0|    32|          0|
    |trunc_ln428_reg_570       |     3|   0|     3|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  6465|   0|  8003|       1538|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none | key_core_two | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none | key_core_two | return value |
|id                 |  in |   16|    ap_none   |      id      |    scalar    |
|in_r_TDATA         |  in |  512|     axis     |  in_V_data_V |    pointer   |
|in_r_TVALID        |  in |    1|     axis     |  in_V_keep_V |    pointer   |
|in_r_TREADY        | out |    1|     axis     |  in_V_keep_V |    pointer   |
|in_r_TKEEP         |  in |   64|     axis     |  in_V_keep_V |    pointer   |
|in_r_TDEST         |  in |    8|     axis     |  in_V_dest_V |    pointer   |
|in_r_TLAST         |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TID           |  in |    8|     axis     |   in_V_id_V  |    pointer   |
|in_r_TUSER         |  in |   16|     axis     |  in_V_user_V |    pointer   |
|out_r_TDATA        | out |  512|     axis     | out_V_data_V |    pointer   |
|out_r_TREADY       |  in |    1|     axis     | out_V_data_V |    pointer   |
|out_r_TVALID       | out |    1|     axis     | out_V_keep_V |    pointer   |
|out_r_TKEEP        | out |   64|     axis     | out_V_keep_V |    pointer   |
|out_r_TDEST        | out |    8|     axis     | out_V_dest_V |    pointer   |
|out_r_TLAST        | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TID          | out |    8|     axis     |  out_V_id_V  |    pointer   |
|out_r_TUSER        | out |   16|     axis     | out_V_user_V |    pointer   |
|timeStep_V_TDATA   | out |   16|     axis     |  timeStep_V  |    pointer   |
|timeStep_V_TVALID  | out |    1|     axis     |  timeStep_V  |    pointer   |
|timeStep_V_TREADY  |  in |    1|     axis     |  timeStep_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

