rom.v,verilog,xil_defaultlib,../../../../../SDP/VHDL/Fullsystem1.1/source/ipcores/ipcores/vga/rom/sim/rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
