{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 10:15:25 2012 " "Info: Processing started: Sun Jan 15 10:15:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_clock_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_clock_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg_clock_top " "Info: Found entity 1: seg_clock_top" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Info: Found entity 1: seg_display" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_ctrl " "Info: Found entity 1: seg_display_ctrl" {  } { { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/p_clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/p_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_clk_div " "Info: Found entity 1: p_clk_div" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Info: Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_clock_top " "Info: Elaborating entity \"seg_clock_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_ctrl seg_display_ctrl:inst1 " "Info: Elaborating entity \"seg_display_ctrl\" for hierarchy \"seg_display_ctrl:inst1\"" {  } { { "src/seg_clock_top.bdf" "inst1" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 288 584 816 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display_ctrl:inst1\|seg_display:I_seg_display " "Info: Elaborating entity \"seg_display\" for hierarchy \"seg_display_ctrl:inst1\|seg_display:I_seg_display\"" {  } { { "src/seg_display_ctrl.v" "I_seg_display" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst5 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst5\"" {  } { { "src/seg_clock_top.bdf" "inst5" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 96 320 464 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (16)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst4 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst4\"" {  } { { "src/seg_clock_top.bdf" "inst4" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 232 72 216 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (26)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst2 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst2\"" {  } { { "src/seg_clock_top.bdf" "inst2" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 336 288 488 496 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst6 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst6\"" {  } { { "src/seg_clock_top.bdf" "inst6" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 392 64 208 488 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (24)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:inst " "Info: Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:inst\"" {  } { { "src/seg_clock_top.bdf" "inst" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 520 64 192 616 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_display\[7\] VCC " "Warning (13410): Pin \"seg_display\[7\]\" is stuck at VCC" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 328 928 1107 344 "seg_display\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Info: Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Info: Implemented 237 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 10:15:40 2012 " "Info: Processing ended: Sun Jan 15 10:15:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 10:15:44 2012 " "Info: Processing started: Sun Jan 15 10:15:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_clock EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"seg_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk " "Info: Destination node p_clk_div:inst5\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst6\|r_div_clk " "Info: Destination node p_clk_div:inst6\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst6\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst6\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst6\|r_div_clk~0 " "Info: Destination node p_clk_div:inst6\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst5\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst5\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk~0 " "Info: Destination node p_clk_div:inst5\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.149 ns register register " "Info: Estimated most critical path is register to register delay of 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[1\] 1 REG LAB_X18_Y16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y16; Fanout = 6; REG Node = 'p_clk_div:inst4\|r_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.596 ns) 2.407 ns p_clk_div:inst6\|Add0~1 2 COMB LAB_X16_Y14 1 " "Info: 2: + IC(1.811 ns) + CELL(0.596 ns) = 2.407 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.493 ns p_clk_div:inst6\|Add0~3 3 COMB LAB_X16_Y14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.493 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.579 ns p_clk_div:inst6\|Add0~5 4 COMB LAB_X16_Y14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.579 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.665 ns p_clk_div:inst6\|Add0~7 5 COMB LAB_X16_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.665 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.751 ns p_clk_div:inst6\|Add0~9 6 COMB LAB_X16_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.751 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.837 ns p_clk_div:inst6\|Add0~11 7 COMB LAB_X16_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.837 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.923 ns p_clk_div:inst6\|Add0~13 8 COMB LAB_X16_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.923 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~13'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.009 ns p_clk_div:inst6\|Add0~15 9 COMB LAB_X16_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.009 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.095 ns p_clk_div:inst6\|Add0~17 10 COMB LAB_X16_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.095 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.181 ns p_clk_div:inst6\|Add0~19 11 COMB LAB_X16_Y14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.181 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.267 ns p_clk_div:inst6\|Add0~21 12 COMB LAB_X16_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.267 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.460 ns p_clk_div:inst6\|Add0~23 13 COMB LAB_X16_Y13 2 " "Info: 13: + IC(0.107 ns) + CELL(0.086 ns) = 3.460 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~23'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.546 ns p_clk_div:inst6\|Add0~25 14 COMB LAB_X16_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.546 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~25'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.632 ns p_clk_div:inst6\|Add0~27 15 COMB LAB_X16_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.632 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.718 ns p_clk_div:inst6\|Add0~29 16 COMB LAB_X16_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.718 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~29'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.804 ns p_clk_div:inst6\|Add0~31 17 COMB LAB_X16_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.804 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.890 ns p_clk_div:inst6\|Add0~33 18 COMB LAB_X16_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.890 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.396 ns p_clk_div:inst6\|Add0~34 19 COMB LAB_X16_Y13 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 4.396 ns; Loc. = LAB_X16_Y13; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.651 ns) 7.041 ns p_clk_div:inst6\|r_cnt~1 20 COMB LAB_X4_Y14 1 " "Info: 20: + IC(1.994 ns) + CELL(0.651 ns) = 7.041 ns; Loc. = LAB_X4_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|r_cnt~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.149 ns p_clk_div:inst6\|r_cnt\[18\] 21 REG LAB_X4_Y14 3 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 7.149 ns; Loc. = LAB_X4_Y14; Fanout = 3; REG Node = 'p_clk_div:inst6\|r_cnt\[18\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 45.28 % ) " "Info: Total cell delay = 3.237 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 54.72 % ) " "Info: Total interconnect delay = 3.912 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[7\] 0 " "Info: Pin \"seg_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[6\] 0 " "Info: Pin \"seg_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[5\] 0 " "Info: Pin \"seg_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[4\] 0 " "Info: Pin \"seg_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[3\] 0 " "Info: Pin \"seg_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[2\] 0 " "Info: Pin \"seg_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[1\] 0 " "Info: Pin \"seg_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[0\] 0 " "Info: Pin \"seg_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[7\] 0 " "Info: Pin \"seg_display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[6\] 0 " "Info: Pin \"seg_display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[5\] 0 " "Info: Pin \"seg_display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[4\] 0 " "Info: Pin \"seg_display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[3\] 0 " "Info: Pin \"seg_display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[2\] 0 " "Info: Pin \"seg_display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[1\] 0 " "Info: Pin \"seg_display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[0\] 0 " "Info: Pin \"seg_display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fourbook/FB/code/Chapter14/seg_clock_v2/seg_clock.fit.smsg " "Info: Generated suppressed messages file H:/fourbook/FB/code/Chapter14/seg_clock_v2/seg_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 10:15:58 2012 " "Info: Processing ended: Sun Jan 15 10:15:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 10:16:02 2012 " "Info: Processing started: Sun Jan 15 10:16:02 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 10:16:07 2012 " "Info: Processing ended: Sun Jan 15 10:16:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 10:16:10 2012 " "Info: Processing started: Sun Jan 15 10:16:10 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst6\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst6\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst6\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst5\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst5\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst5\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register p_clk_div:inst4\|r_cnt\[1\] register p_clk_div:inst6\|r_cnt\[18\] 142.11 MHz 7.037 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.11 MHz between source register \"p_clk_div:inst4\|r_cnt\[1\]\" and destination register \"p_clk_div:inst6\|r_cnt\[18\]\" (period= 7.037 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.780 ns + Longest register register " "Info: + Longest register to register delay is 6.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[1\] 1 REG LCFF_X18_Y16_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N9; Fanout = 6; REG Node = 'p_clk_div:inst4\|r_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.621 ns) 2.248 ns p_clk_div:inst6\|Add0~1 2 COMB LCCOMB_X16_Y14_N10 1 " "Info: 2: + IC(1.627 ns) + CELL(0.621 ns) = 2.248 ns; Loc. = LCCOMB_X16_Y14_N10; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.334 ns p_clk_div:inst6\|Add0~3 3 COMB LCCOMB_X16_Y14_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.334 ns; Loc. = LCCOMB_X16_Y14_N12; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.524 ns p_clk_div:inst6\|Add0~5 4 COMB LCCOMB_X16_Y14_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 2.524 ns; Loc. = LCCOMB_X16_Y14_N14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.610 ns p_clk_div:inst6\|Add0~7 5 COMB LCCOMB_X16_Y14_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.610 ns; Loc. = LCCOMB_X16_Y14_N16; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.696 ns p_clk_div:inst6\|Add0~9 6 COMB LCCOMB_X16_Y14_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.696 ns; Loc. = LCCOMB_X16_Y14_N18; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.782 ns p_clk_div:inst6\|Add0~11 7 COMB LCCOMB_X16_Y14_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.782 ns; Loc. = LCCOMB_X16_Y14_N20; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.868 ns p_clk_div:inst6\|Add0~13 8 COMB LCCOMB_X16_Y14_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.868 ns; Loc. = LCCOMB_X16_Y14_N22; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~13'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.954 ns p_clk_div:inst6\|Add0~15 9 COMB LCCOMB_X16_Y14_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.954 ns; Loc. = LCCOMB_X16_Y14_N24; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.040 ns p_clk_div:inst6\|Add0~17 10 COMB LCCOMB_X16_Y14_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.040 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.126 ns p_clk_div:inst6\|Add0~19 11 COMB LCCOMB_X16_Y14_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.126 ns; Loc. = LCCOMB_X16_Y14_N28; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.301 ns p_clk_div:inst6\|Add0~21 12 COMB LCCOMB_X16_Y14_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.175 ns) = 3.301 ns; Loc. = LCCOMB_X16_Y14_N30; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.387 ns p_clk_div:inst6\|Add0~23 13 COMB LCCOMB_X16_Y13_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.387 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~23'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.473 ns p_clk_div:inst6\|Add0~25 14 COMB LCCOMB_X16_Y13_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.473 ns; Loc. = LCCOMB_X16_Y13_N2; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~25'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.559 ns p_clk_div:inst6\|Add0~27 15 COMB LCCOMB_X16_Y13_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.559 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.645 ns p_clk_div:inst6\|Add0~29 16 COMB LCCOMB_X16_Y13_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.645 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~29'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.731 ns p_clk_div:inst6\|Add0~31 17 COMB LCCOMB_X16_Y13_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.731 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.817 ns p_clk_div:inst6\|Add0~33 18 COMB LCCOMB_X16_Y13_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.817 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.323 ns p_clk_div:inst6\|Add0~34 19 COMB LCCOMB_X16_Y13_N12 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 4.323 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.206 ns) 6.672 ns p_clk_div:inst6\|r_cnt~1 20 COMB LCCOMB_X4_Y14_N28 1 " "Info: 20: + IC(2.143 ns) + CELL(0.206 ns) = 6.672 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 1; COMB Node = 'p_clk_div:inst6\|r_cnt~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.780 ns p_clk_div:inst6\|r_cnt\[18\] 21 REG LCFF_X4_Y14_N29 3 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 6.780 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 3; REG Node = 'p_clk_div:inst6\|r_cnt\[18\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.010 ns ( 44.40 % ) " "Info: Total cell delay = 3.010 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.770 ns ( 55.60 % ) " "Info: Total interconnect delay = 3.770 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { p_clk_div:inst4|r_cnt[1] {} p_clk_div:inst6|Add0~1 {} p_clk_div:inst6|Add0~3 {} p_clk_div:inst6|Add0~5 {} p_clk_div:inst6|Add0~7 {} p_clk_div:inst6|Add0~9 {} p_clk_div:inst6|Add0~11 {} p_clk_div:inst6|Add0~13 {} p_clk_div:inst6|Add0~15 {} p_clk_div:inst6|Add0~17 {} p_clk_div:inst6|Add0~19 {} p_clk_div:inst6|Add0~21 {} p_clk_div:inst6|Add0~23 {} p_clk_div:inst6|Add0~25 {} p_clk_div:inst6|Add0~27 {} p_clk_div:inst6|Add0~29 {} p_clk_div:inst6|Add0~31 {} p_clk_div:inst6|Add0~33 {} p_clk_div:inst6|Add0~34 {} p_clk_div:inst6|r_cnt~1 {} p_clk_div:inst6|r_cnt[18] {} } { 0.000ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.143ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 2.856 ns p_clk_div:inst6\|r_cnt\[18\] 3 REG LCFF_X4_Y14_N29 3 " "Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 3; REG Node = 'p_clk_div:inst6\|r_cnt\[18\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.24 % ) " "Info: Total cell delay = 1.806 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.050 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst6|r_cnt[18] {} } { 0.000ns 0.000ns 0.139ns 0.911ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 2.849 ns p_clk_div:inst4\|r_cnt\[1\] 3 REG LCFF_X18_Y16_N9 6 " "Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X18_Y16_N9; Fanout = 6; REG Node = 'p_clk_div:inst4\|r_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk~clkctrl p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.39 % ) " "Info: Total cell delay = 1.806 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 36.61 % ) " "Info: Total interconnect delay = 1.043 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst6|r_cnt[18] {} } { 0.000ns 0.000ns 0.139ns 0.911ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { p_clk_div:inst4|r_cnt[1] {} p_clk_div:inst6|Add0~1 {} p_clk_div:inst6|Add0~3 {} p_clk_div:inst6|Add0~5 {} p_clk_div:inst6|Add0~7 {} p_clk_div:inst6|Add0~9 {} p_clk_div:inst6|Add0~11 {} p_clk_div:inst6|Add0~13 {} p_clk_div:inst6|Add0~15 {} p_clk_div:inst6|Add0~17 {} p_clk_div:inst6|Add0~19 {} p_clk_div:inst6|Add0~21 {} p_clk_div:inst6|Add0~23 {} p_clk_div:inst6|Add0~25 {} p_clk_div:inst6|Add0~27 {} p_clk_div:inst6|Add0~29 {} p_clk_div:inst6|Add0~31 {} p_clk_div:inst6|Add0~33 {} p_clk_div:inst6|Add0~34 {} p_clk_div:inst6|r_cnt~1 {} p_clk_div:inst6|r_cnt[18] {} } { 0.000ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.143ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst6|r_cnt[18] {} } { 0.000ns 0.000ns 0.139ns 0.911ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "p_clk_div:inst4\|r_div_clk timer:inst2\|r_1s_clk clk 2.468 ns " "Info: Found hold time violation between source  pin or register \"p_clk_div:inst4\|r_div_clk\" and destination pin or register \"timer:inst2\|r_1s_clk\" for clock \"clk\" (Hold time is 2.468 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.264 ns + Largest " "Info: + Largest clock skew is 4.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.115 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.702 ns p_clk_div:inst6\|r_div_clk 2 REG LCFF_X4_Y14_N13 2 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.702 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 2; REG Node = 'p_clk_div:inst6\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { clk p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 5.529 ns p_clk_div:inst6\|r_div_clk~clkctrl 3 COMB CLKCTRL_G0 38 " "Info: 3: + IC(1.827 ns) + CELL(0.000 ns) = 5.529 ns; Loc. = CLKCTRL_G0; Fanout = 38; COMB Node = 'p_clk_div:inst6\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.115 ns timer:inst2\|r_1s_clk 4 REG LCFF_X25_Y17_N7 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.115 ns; Loc. = LCFF_X25_Y17_N7; Fanout = 1; REG Node = 'timer:inst2\|r_1s_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_1s_clk } "NODE_NAME" } } { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 39.02 % ) " "Info: Total cell delay = 2.776 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.339 ns ( 60.98 % ) " "Info: Total interconnect delay = 4.339 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_1s_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} timer:inst2|r_1s_clk {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.851 ns p_clk_div:inst4\|r_div_clk 3 REG LCFF_X19_Y16_N1 23 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 23; REG Node = 'p_clk_div:inst4\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.35 % ) " "Info: Total cell delay = 1.806 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_div_clk {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_1s_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} timer:inst2|r_1s_clk {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_div_clk {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.798 ns - Shortest register register " "Info: - Shortest register to register delay is 1.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_div_clk 1 REG LCFF_X19_Y16_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 23; REG Node = 'p_clk_div:inst4\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.206 ns) 1.690 ns timer:inst2\|r_1s_clk~feeder 2 COMB LCCOMB_X25_Y17_N6 1 " "Info: 2: + IC(1.484 ns) + CELL(0.206 ns) = 1.690 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; COMB Node = 'timer:inst2\|r_1s_clk~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { p_clk_div:inst4|r_div_clk timer:inst2|r_1s_clk~feeder } "NODE_NAME" } } { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.798 ns timer:inst2\|r_1s_clk 3 REG LCFF_X25_Y17_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.798 ns; Loc. = LCFF_X25_Y17_N7; Fanout = 1; REG Node = 'timer:inst2\|r_1s_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:inst2|r_1s_clk~feeder timer:inst2|r_1s_clk } "NODE_NAME" } } { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.46 % ) " "Info: Total cell delay = 0.314 ns ( 17.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.484 ns ( 82.54 % ) " "Info: Total interconnect delay = 1.484 ns ( 82.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { p_clk_div:inst4|r_div_clk timer:inst2|r_1s_clk~feeder timer:inst2|r_1s_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { p_clk_div:inst4|r_div_clk {} timer:inst2|r_1s_clk~feeder {} timer:inst2|r_1s_clk {} } { 0.000ns 1.484ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_1s_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} timer:inst2|r_1s_clk {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_div_clk {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { p_clk_div:inst4|r_div_clk timer:inst2|r_1s_clk~feeder timer:inst2|r_1s_clk } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { p_clk_div:inst4|r_div_clk {} timer:inst2|r_1s_clk~feeder {} timer:inst2|r_1s_clk {} } { 0.000ns 1.484ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_debounce:inst3\|r_key_1buf increment clk 1.457 ns register " "Info: tsu for register \"key_debounce:inst3\|r_key_1buf\" (data pin = \"increment\", clock pin = \"clk\") is 1.457 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.612 ns + Longest pin register " "Info: + Longest pin to register delay is 8.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns increment 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'increment'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { increment } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 696 -176 -8 712 "increment" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.178 ns) + CELL(0.460 ns) 8.612 ns key_debounce:inst3\|r_key_1buf 2 REG LCFF_X25_Y17_N21 2 " "Info: 2: + IC(7.178 ns) + CELL(0.460 ns) = 8.612 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'key_debounce:inst3\|r_key_1buf'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { increment key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 16.65 % ) " "Info: Total cell delay = 1.434 ns ( 16.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.178 ns ( 83.35 % ) " "Info: Total interconnect delay = 7.178 ns ( 83.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.612 ns" { increment key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.612 ns" { increment {} increment~combout {} key_debounce:inst3|r_key_1buf {} } { 0.000ns 0.000ns 7.178ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.115 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.702 ns p_clk_div:inst6\|r_div_clk 2 REG LCFF_X4_Y14_N13 2 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.702 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 2; REG Node = 'p_clk_div:inst6\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { clk p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 5.529 ns p_clk_div:inst6\|r_div_clk~clkctrl 3 COMB CLKCTRL_G0 38 " "Info: 3: + IC(1.827 ns) + CELL(0.000 ns) = 5.529 ns; Loc. = CLKCTRL_G0; Fanout = 38; COMB Node = 'p_clk_div:inst6\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.115 ns key_debounce:inst3\|r_key_1buf 4 REG LCFF_X25_Y17_N21 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.115 ns; Loc. = LCFF_X25_Y17_N21; Fanout = 2; REG Node = 'key_debounce:inst3\|r_key_1buf'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 39.02 % ) " "Info: Total cell delay = 2.776 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.339 ns ( 60.98 % ) " "Info: Total interconnect delay = 4.339 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} key_debounce:inst3|r_key_1buf {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.612 ns" { increment key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.612 ns" { increment {} increment~combout {} key_debounce:inst3|r_key_1buf {} } { 0.000ns 0.000ns 7.178ns } { 0.000ns 0.974ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst3|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} key_debounce:inst3|r_key_1buf {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_display\[6\] timer:inst2\|r_adjust_cnt\[1\] 25.471 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_display\[6\]\" through register \"timer:inst2\|r_adjust_cnt\[1\]\" is 25.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.101 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.702 ns p_clk_div:inst6\|r_div_clk 2 REG LCFF_X4_Y14_N13 2 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.702 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 2; REG Node = 'p_clk_div:inst6\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { clk p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 5.529 ns p_clk_div:inst6\|r_div_clk~clkctrl 3 COMB CLKCTRL_G0 38 " "Info: 3: + IC(1.827 ns) + CELL(0.000 ns) = 5.529 ns; Loc. = CLKCTRL_G0; Fanout = 38; COMB Node = 'p_clk_div:inst6\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.101 ns timer:inst2\|r_adjust_cnt\[1\] 4 REG LCFF_X29_Y12_N25 21 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 7.101 ns; Loc. = LCFF_X29_Y12_N25; Fanout = 21; REG Node = 'timer:inst2\|r_adjust_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_adjust_cnt[1] } "NODE_NAME" } } { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 39.09 % ) " "Info: Total cell delay = 2.776 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.325 ns ( 60.91 % ) " "Info: Total interconnect delay = 4.325 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_adjust_cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} timer:inst2|r_adjust_cnt[1] {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.066 ns + Longest register pin " "Info: + Longest register to pin delay is 18.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst2\|r_adjust_cnt\[1\] 1 REG LCFF_X29_Y12_N25 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N25; Fanout = 21; REG Node = 'timer:inst2\|r_adjust_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst2|r_adjust_cnt[1] } "NODE_NAME" } } { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/timer.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.370 ns) 2.302 ns timer:inst2\|always5~0 2 COMB LCCOMB_X25_Y17_N8 7 " "Info: 2: + IC(1.932 ns) + CELL(0.370 ns) = 2.302 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 7; COMB Node = 'timer:inst2\|always5~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { timer:inst2|r_adjust_cnt[1] timer:inst2|always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.647 ns) 3.688 ns seg_display_ctrl:inst1\|Mux1~5 3 COMB LCCOMB_X26_Y17_N30 2 " "Info: 3: + IC(0.739 ns) + CELL(0.647 ns) = 3.688 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 2; COMB Node = 'seg_display_ctrl:inst1\|Mux1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { timer:inst2|always5~0 seg_display_ctrl:inst1|Mux1~5 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 4.697 ns seg_display_ctrl:inst1\|Mux3~3 4 COMB LCCOMB_X26_Y17_N16 1 " "Info: 4: + IC(0.385 ns) + CELL(0.624 ns) = 4.697 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|Mux3~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { seg_display_ctrl:inst1|Mux1~5 seg_display_ctrl:inst1|Mux3~3 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.650 ns) 5.737 ns seg_display_ctrl:inst1\|Mux3~4 5 COMB LCCOMB_X26_Y17_N18 1 " "Info: 5: + IC(0.390 ns) + CELL(0.650 ns) = 5.737 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|Mux3~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { seg_display_ctrl:inst1|Mux3~3 seg_display_ctrl:inst1|Mux3~4 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.650 ns) 7.866 ns seg_display_ctrl:inst1\|Mux3~6 6 COMB LCCOMB_X29_Y15_N4 1 " "Info: 6: + IC(1.479 ns) + CELL(0.650 ns) = 7.866 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|Mux3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { seg_display_ctrl:inst1|Mux3~4 seg_display_ctrl:inst1|Mux3~6 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.366 ns) 8.596 ns seg_display_ctrl:inst1\|Mux3 7 COMB LCCOMB_X29_Y15_N14 7 " "Info: 7: + IC(0.364 ns) + CELL(0.366 ns) = 8.596 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 7; COMB Node = 'seg_display_ctrl:inst1\|Mux3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { seg_display_ctrl:inst1|Mux3~6 seg_display_ctrl:inst1|Mux3 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display_ctrl.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.651 ns) 11.347 ns seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr0~0 8 COMB LCCOMB_X29_Y3_N16 1 " "Info: 8: + IC(2.100 ns) + CELL(0.651 ns) = 11.347 ns; Loc. = LCCOMB_X29_Y3_N16; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { seg_display_ctrl:inst1|Mux3 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 } "NODE_NAME" } } { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_display.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.433 ns) + CELL(3.286 ns) 18.066 ns seg_display\[6\] 9 PIN PIN_57 0 " "Info: 9: + IC(3.433 ns) + CELL(3.286 ns) = 18.066 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'seg_display\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 seg_display[6] } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 328 928 1107 344 "seg_display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.244 ns ( 40.10 % ) " "Info: Total cell delay = 7.244 ns ( 40.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.822 ns ( 59.90 % ) " "Info: Total interconnect delay = 10.822 ns ( 59.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.066 ns" { timer:inst2|r_adjust_cnt[1] timer:inst2|always5~0 seg_display_ctrl:inst1|Mux1~5 seg_display_ctrl:inst1|Mux3~3 seg_display_ctrl:inst1|Mux3~4 seg_display_ctrl:inst1|Mux3~6 seg_display_ctrl:inst1|Mux3 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 seg_display[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.066 ns" { timer:inst2|r_adjust_cnt[1] {} timer:inst2|always5~0 {} seg_display_ctrl:inst1|Mux1~5 {} seg_display_ctrl:inst1|Mux3~3 {} seg_display_ctrl:inst1|Mux3~4 {} seg_display_ctrl:inst1|Mux3~6 {} seg_display_ctrl:inst1|Mux3 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 {} seg_display[6] {} } { 0.000ns 1.932ns 0.739ns 0.385ns 0.390ns 1.479ns 0.364ns 2.100ns 3.433ns } { 0.000ns 0.370ns 0.647ns 0.624ns 0.650ns 0.650ns 0.366ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl timer:inst2|r_adjust_cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} timer:inst2|r_adjust_cnt[1] {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.066 ns" { timer:inst2|r_adjust_cnt[1] timer:inst2|always5~0 seg_display_ctrl:inst1|Mux1~5 seg_display_ctrl:inst1|Mux3~3 seg_display_ctrl:inst1|Mux3~4 seg_display_ctrl:inst1|Mux3~6 seg_display_ctrl:inst1|Mux3 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 seg_display[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.066 ns" { timer:inst2|r_adjust_cnt[1] {} timer:inst2|always5~0 {} seg_display_ctrl:inst1|Mux1~5 {} seg_display_ctrl:inst1|Mux3~3 {} seg_display_ctrl:inst1|Mux3~4 {} seg_display_ctrl:inst1|Mux3~6 {} seg_display_ctrl:inst1|Mux3 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr0~0 {} seg_display[6] {} } { 0.000ns 1.932ns 0.739ns 0.385ns 0.390ns 1.479ns 0.364ns 2.100ns 3.433ns } { 0.000ns 0.370ns 0.647ns 0.624ns 0.650ns 0.650ns 0.366ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_debounce:inst\|r_key_1buf adjust clk -0.740 ns register " "Info: th for register \"key_debounce:inst\|r_key_1buf\" (data pin = \"adjust\", clock pin = \"clk\") is -0.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.101 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.702 ns p_clk_div:inst6\|r_div_clk 2 REG LCFF_X4_Y14_N13 2 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.702 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 2; REG Node = 'p_clk_div:inst6\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { clk p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 5.529 ns p_clk_div:inst6\|r_div_clk~clkctrl 3 COMB CLKCTRL_G0 38 " "Info: 3: + IC(1.827 ns) + CELL(0.000 ns) = 5.529 ns; Loc. = CLKCTRL_G0; Fanout = 38; COMB Node = 'p_clk_div:inst6\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.101 ns key_debounce:inst\|r_key_1buf 4 REG LCFF_X29_Y12_N21 2 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 7.101 ns; Loc. = LCFF_X29_Y12_N21; Fanout = 2; REG Node = 'key_debounce:inst\|r_key_1buf'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 39.09 % ) " "Info: Total cell delay = 2.776 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.325 ns ( 60.91 % ) " "Info: Total interconnect delay = 4.325 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} key_debounce:inst|r_key_1buf {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns adjust 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'adjust'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 576 -176 -8 592 "adjust" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.713 ns) + CELL(0.460 ns) 8.147 ns key_debounce:inst\|r_key_1buf 2 REG LCFF_X29_Y12_N21 2 " "Info: 2: + IC(6.713 ns) + CELL(0.460 ns) = 8.147 ns; Loc. = LCFF_X29_Y12_N21; Fanout = 2; REG Node = 'key_debounce:inst\|r_key_1buf'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.173 ns" { adjust key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "src/key_debounce.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/key_debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 17.60 % ) " "Info: Total cell delay = 1.434 ns ( 17.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.713 ns ( 82.40 % ) " "Info: Total interconnect delay = 6.713 ns ( 82.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.147 ns" { adjust key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.147 ns" { adjust {} adjust~combout {} key_debounce:inst|r_key_1buf {} } { 0.000ns 0.000ns 6.713ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { clk p_clk_div:inst6|r_div_clk p_clk_div:inst6|r_div_clk~clkctrl key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { clk {} clk~combout {} p_clk_div:inst6|r_div_clk {} p_clk_div:inst6|r_div_clk~clkctrl {} key_debounce:inst|r_key_1buf {} } { 0.000ns 0.000ns 1.592ns 1.827ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.147 ns" { adjust key_debounce:inst|r_key_1buf } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.147 ns" { adjust {} adjust~combout {} key_debounce:inst|r_key_1buf {} } { 0.000ns 0.000ns 6.713ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 10:16:13 2012 " "Info: Processing ended: Sun Jan 15 10:16:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
