vendor_name = ModelSim
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/nios.qsys
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/FPGA1.bdf
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/nios.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_reset_controller.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_gpio_out.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_irq_mapper.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_jtag_uart_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_onchip_memory2_0.hex
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_onchip_memory2_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/fpga1/db/ip/nios/submodules/nios_switch.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/scfifo_jr21.tdf
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/a_dpfifo_l011.tdf
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/cntr_do7.tdf
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/altsyncram_nio1.tdf
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/cntr_1ob.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/altsyncram_rmg1.tdf
source_file = 1, nios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/altsyncram_smg1.tdf
source_file = 1, nios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/altsyncram_et81.tdf
source_file = 1, nios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/altsyncram_4rg1.tdf
source_file = 1, nios_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/alt_sld_fab.v
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task1/FPGA1/db/ip/sldcb1496ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/nios.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_reset_controller.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_gpio_out.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_irq_mapper.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_jtag_uart_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_onchip_memory2_0.hex
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_onchip_memory2_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task1/db/ip/nios/submodules/nios_switch.v
design_name = FPGA1
instance = comp, \gpio_out~output , gpio_out~output, FPGA1, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, FPGA1, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, FPGA1, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, FPGA1, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, FPGA1, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FPGA1, 1
instance = comp, \rst~input , rst~input, FPGA1, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, FPGA1, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, FPGA1, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_new_inst , inst|nios2_qsys_0|E_new_inst, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~4 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|always0~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|always0~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|state, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~9 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~9, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[2] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~8 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~8, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[3] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~7 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~7, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[4] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~6 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~6, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[5] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~5 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[6] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[6], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~4 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[7] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[7], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[8] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[8], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[9]~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[9] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[9], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~3 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[0] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[1] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|count[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~3 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[0] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~2, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[3] , inst|rst_controller|r_sync_rst_chain[3], FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~1 , inst|rst_controller|r_sync_rst_chain~1, FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[2] , inst|rst_controller|r_sync_rst_chain[2], FPGA1, 1
instance = comp, \inst|rst_controller|always2~0 , inst|rst_controller|always2~0, FPGA1, 1
instance = comp, \inst|rst_controller|r_early_rst , inst|rst_controller|r_early_rst, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder , inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0]~2 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[37], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[36] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[36], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux37~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[35], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_valid~4 , inst|mm_interconnect_0|cmd_mux_001|src_valid~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read1~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~1 , inst|mm_interconnect_0|cmd_mux|src_payload~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~3 , inst|jtag_uart_0|fifo_rd~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|read_0 , inst|jtag_uart_0|read_0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[26]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[26]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_reset_req , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_reset_req, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 , inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress , inst|mm_interconnect_0|cmd_mux_001|packet_in_progress, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|WideOr1 , inst|mm_interconnect_0|cmd_mux_001|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[1][56] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[1][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem~1 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][56]~feeder , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][56]~feeder, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1]~1 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][56] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[1][74] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[1][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem~0 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][74] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem[0][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_004|src0_valid~0 , inst|mm_interconnect_0|rsp_demux_004|src0_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][74] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][74] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][56] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0 , inst|mm_interconnect_0|rsp_demux_001|src0_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~7 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~7, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|WideOr1 , inst|mm_interconnect_0|rsp_mux_001|WideOr1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|uav_read , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|uav_read, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0 , inst|mm_interconnect_0|rsp_demux_002|src1_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal133~0 , inst|nios2_qsys_0|Equal133~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], FPGA1, 1
instance = comp, \inst|jtag_uart_0|ien_AE~1 , inst|jtag_uart_0|ien_AE~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[10] , inst|nios2_qsys_0|d_writedata[10], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|jupdate2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_valid , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_valid, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~3 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|always2~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|always2~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rst2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|ac~0 , inst|jtag_uart_0|ac~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|ac~1 , inst|jtag_uart_0|ac~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|ac , inst|jtag_uart_0|ac, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~23 , inst|mm_interconnect_0|cmd_mux_002|src_payload~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[0]~0 , inst|nios2_qsys_0|F_pc_plus_one[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 , inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0 , inst|mm_interconnect_0|rsp_demux_002|src0_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[38] , inst|mm_interconnect_0|cmd_mux_001|src_data[38], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~0 , inst|nios2_qsys_0|Equal2~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_force_xor~5 , inst|nios2_qsys_0|D_ctrl_alu_force_xor~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~2 , inst|nios2_qsys_0|Equal101~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_force_xor~6 , inst|nios2_qsys_0|D_ctrl_alu_force_xor~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~5 , inst|nios2_qsys_0|Equal2~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~7 , inst|nios2_qsys_0|Equal2~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~4 , inst|nios2_qsys_0|Equal2~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_force_xor~7 , inst|nios2_qsys_0|D_ctrl_alu_force_xor~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_force_xor~9 , inst|nios2_qsys_0|D_ctrl_alu_force_xor~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_force_xor~8 , inst|nios2_qsys_0|D_ctrl_alu_force_xor~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~2 , inst|nios2_qsys_0|Equal2~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_logic_op[1]~0 , inst|nios2_qsys_0|D_logic_op[1]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_logic_op[1] , inst|nios2_qsys_0|R_logic_op[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|ien_AF , inst|jtag_uart_0|ien_AF, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~0 , inst|jtag_uart_0|Add0~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~2 , inst|jtag_uart_0|Add0~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~4 , inst|jtag_uart_0|Add0~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~6 , inst|jtag_uart_0|Add0~6, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~8 , inst|jtag_uart_0|Add0~8, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~10 , inst|jtag_uart_0|Add0~10, FPGA1, 1
instance = comp, \inst|jtag_uart_0|LessThan1~1 , inst|jtag_uart_0|LessThan1~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|Add0~12 , inst|jtag_uart_0|Add0~12, FPGA1, 1
instance = comp, \inst|jtag_uart_0|LessThan1~0 , inst|jtag_uart_0|LessThan1~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|LessThan1~2 , inst|jtag_uart_0|LessThan1~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_AF , inst|jtag_uart_0|fifo_AF, FPGA1, 1
instance = comp, \inst|jtag_uart_0|pause_irq~0 , inst|jtag_uart_0|pause_irq~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|pause_irq , inst|jtag_uart_0|pause_irq, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[8]~1 , inst|jtag_uart_0|av_readdata[8]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|write, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~0 , inst|mm_interconnect_0|cmd_mux_001|src_payload~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|debugaccess , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|debugaccess, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~24 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src1_valid~0 , inst|mm_interconnect_0|rsp_demux_001|src1_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[4]~feeder , inst|nios2_qsys_0|d_writedata[4]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[4] , inst|nios2_qsys_0|d_writedata[4], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~9 , inst|mm_interconnect_0|cmd_mux_002|src_payload~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[3]~13 , inst|nios2_qsys_0|R_src2_lo[3]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[3] , inst|nios2_qsys_0|E_src2[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[3]~14 , inst|nios2_qsys_0|E_logic_result[3]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[3]~14 , inst|nios2_qsys_0|W_alu_result[3]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_rot_right~0 , inst|nios2_qsys_0|D_ctrl_shift_rot_right~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_shift_rot_right , inst|nios2_qsys_0|R_ctrl_shift_rot_right, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_rot_right~0 , inst|nios2_qsys_0|D_ctrl_rot_right~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_rot_right , inst|nios2_qsys_0|R_ctrl_rot_right, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[2]~13 , inst|nios2_qsys_0|E_shift_rot_result_nxt[2]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[6]~10 , inst|nios2_qsys_0|R_src2_lo[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[6] , inst|nios2_qsys_0|E_src2[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~10 , inst|nios2_qsys_0|Add1~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[5]~11 , inst|nios2_qsys_0|R_src2_lo[5]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[5] , inst|nios2_qsys_0|E_src2[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~11 , inst|nios2_qsys_0|Add1~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~13 , inst|nios2_qsys_0|Add1~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_jmp_direct~0 , inst|nios2_qsys_0|D_ctrl_jmp_direct~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_jmp_direct , inst|nios2_qsys_0|R_ctrl_jmp_direct, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1~34 , inst|nios2_qsys_0|R_src1~34, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~29 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[30], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[30]~64 , inst|nios2_qsys_0|F_iw[30]~64, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[30]~feeder , inst|nios2_qsys_0|d_writedata[30]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[7]~9 , inst|nios2_qsys_0|R_src2_lo[7]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[7] , inst|nios2_qsys_0|E_src2[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[7]~12 , inst|nios2_qsys_0|E_logic_result[7]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[7]~9 , inst|nios2_qsys_0|W_alu_result[7]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_shift_rot , inst|nios2_qsys_0|R_ctrl_shift_rot, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[7] , inst|nios2_qsys_0|W_alu_result[7], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[4] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[6] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[6], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[7] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[7], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[7]~8 , inst|jtag_uart_0|av_readdata[7]~8, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|sink_ready~1 , inst|mm_interconnect_0|cmd_demux|sink_ready~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~5 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[7] , inst|nios2_qsys_0|d_writedata[7], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~26 , inst|mm_interconnect_0|cmd_mux_002|src_payload~26, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[40] , inst|mm_interconnect_0|cmd_mux_002|src_data[40], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[41] , inst|mm_interconnect_0|cmd_mux_002|src_data[41], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[42] , inst|mm_interconnect_0|cmd_mux_002|src_data[42], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[43] , inst|mm_interconnect_0|cmd_mux_002|src_data[43], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[8]~8 , inst|nios2_qsys_0|R_src2_lo[8]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[8] , inst|nios2_qsys_0|E_src2[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[8]~11 , inst|nios2_qsys_0|E_logic_result[8]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[8]~8 , inst|nios2_qsys_0|W_alu_result[8]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[8] , inst|nios2_qsys_0|W_alu_result[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[44] , inst|mm_interconnect_0|cmd_mux_002|src_data[44], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~0 , inst|mm_interconnect_0|rsp_mux|src_payload~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~1 , inst|mm_interconnect_0|rsp_mux|src_payload~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1 , inst|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_align_cycle[0] , inst|nios2_qsys_0|av_ld_align_cycle[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0 , inst|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_align_cycle[1] , inst|nios2_qsys_0|av_ld_align_cycle[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_aligning_data_nxt~0 , inst|nios2_qsys_0|av_ld_aligning_data_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_aligning_data_nxt~1 , inst|nios2_qsys_0|av_ld_aligning_data_nxt~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_aligning_data_nxt~2 , inst|nios2_qsys_0|av_ld_aligning_data_nxt~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_aligning_data , inst|nios2_qsys_0|av_ld_aligning_data, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_ld_signed~0 , inst|nios2_qsys_0|D_ctrl_ld_signed~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_ld_signed , inst|nios2_qsys_0|R_ctrl_ld_signed, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~7 , inst|nios2_qsys_0|Add1~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~1 , inst|nios2_qsys_0|Equal2~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_break~0 , inst|nios2_qsys_0|D_ctrl_break~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~2 , inst|nios2_qsys_0|D_ctrl_retaddr~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_crst~0 , inst|nios2_qsys_0|D_ctrl_crst~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6 , inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2 , inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5 , inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~3 , inst|nios2_qsys_0|D_ctrl_retaddr~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_retaddr , inst|nios2_qsys_0|R_ctrl_retaddr, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_br~feeder , inst|nios2_qsys_0|R_ctrl_br~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_br , inst|nios2_qsys_0|R_ctrl_br, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1~35 , inst|nios2_qsys_0|R_src1~35, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[25]~1 , inst|nios2_qsys_0|d_writedata[25]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[9] , inst|nios2_qsys_0|d_writedata[9], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~24 , inst|mm_interconnect_0|cmd_mux_002|src_payload~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[10]~6 , inst|nios2_qsys_0|R_src2_lo[10]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[10] , inst|nios2_qsys_0|E_src2[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[10]~7 , inst|nios2_qsys_0|E_logic_result[10]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[10]~6 , inst|nios2_qsys_0|W_alu_result[10]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[10] , inst|nios2_qsys_0|W_alu_result[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[10]~9 , inst|nios2_qsys_0|W_rf_wr_data[10]~9, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~25 , inst|mm_interconnect_0|cmd_mux_001|src_payload~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[15]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[15]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15]~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15]~25 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~83 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~83, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~24 , inst|mm_interconnect_0|cmd_mux_001|src_payload~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[10], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~14 , inst|mm_interconnect_0|cmd_mux_001|src_payload~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~13 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~13, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~15 , inst|mm_interconnect_0|cmd_mux_001|src_payload~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14, FPGA1, 1
instance = comp, \inst|jtag_uart_0|woverflow~0 , inst|jtag_uart_0|woverflow~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|woverflow~1 , inst|jtag_uart_0|woverflow~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|woverflow , inst|jtag_uart_0|woverflow, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~13 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[14], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~6 , inst|mm_interconnect_0|rsp_mux|src_payload~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~7 , inst|mm_interconnect_0|rsp_mux|src_payload~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[6]~2 , inst|nios2_qsys_0|av_ld_byte1_data[6]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[22], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~18 , inst|mm_interconnect_0|rsp_mux|src_payload~18, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~19 , inst|mm_interconnect_0|rsp_mux|src_payload~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[6]~2 , inst|nios2_qsys_0|av_ld_byte2_data[6]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~16 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~24 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~24, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[6]~7 , inst|jtag_uart_0|av_readdata[6]~7, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[6] , inst|nios2_qsys_0|d_writedata[6], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~18 , inst|mm_interconnect_0|cmd_mux_002|src_payload~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[1]~2 , inst|nios2_qsys_0|F_pc_plus_one[1]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[2]~4 , inst|nios2_qsys_0|F_pc_plus_one[2]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[3]~6 , inst|nios2_qsys_0|F_pc_plus_one[3]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[4]~8 , inst|nios2_qsys_0|F_pc_plus_one[4]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[5]~10 , inst|nios2_qsys_0|F_pc_plus_one[5]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[6]~12 , inst|nios2_qsys_0|F_pc_plus_one[6]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[7]~14 , inst|nios2_qsys_0|F_pc_plus_one[7]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[8]~16 , inst|nios2_qsys_0|F_pc_plus_one[8]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[9]~18 , inst|nios2_qsys_0|F_pc_plus_one[9]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~0 , inst|nios2_qsys_0|Equal101~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~1 , inst|nios2_qsys_0|Equal101~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 , inst|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 , inst|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_uncond_cti_non_br , inst|nios2_qsys_0|R_ctrl_uncond_cti_non_br, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_logic_op_raw[0]~1 , inst|nios2_qsys_0|D_logic_op_raw[0]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_compare_op[0] , inst|nios2_qsys_0|R_compare_op[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~3 , inst|nios2_qsys_0|Equal2~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 , inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~9 , inst|nios2_qsys_0|Equal2~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 , inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_unsigned_lo_imm16 , inst|nios2_qsys_0|R_ctrl_unsigned_lo_imm16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[15]~4 , inst|nios2_qsys_0|W_rf_wr_data[15]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[16], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~2 , inst|mm_interconnect_0|rsp_mux|src_payload~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~3 , inst|mm_interconnect_0|rsp_mux|src_payload~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[0]~0 , inst|nios2_qsys_0|av_ld_byte2_data[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[24]~feeder , inst|nios2_qsys_0|d_writedata[24]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~79, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~80, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[8]~13 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[8]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~32 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~81, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~82 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~82, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~33, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~65, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~66, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~73, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~74, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~10 , inst|mm_interconnect_0|cmd_mux_001|src_payload~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[4], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~13 , inst|mm_interconnect_0|cmd_mux_001|src_payload~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~19 , inst|mm_interconnect_0|cmd_mux_001|src_payload~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~27 , inst|mm_interconnect_0|cmd_mux_001|src_payload~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~26 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~26, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~12 , inst|mm_interconnect_0|cmd_mux_001|src_payload~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~11 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[20], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~21 , inst|mm_interconnect_0|cmd_mux_001|src_payload~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[20]~4 , inst|nios2_qsys_0|E_st_data[20]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[20] , inst|nios2_qsys_0|d_writedata[20], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~20 , inst|mm_interconnect_0|cmd_mux_001|src_payload~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~5 , inst|mm_interconnect_0|cmd_mux_001|src_payload~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~6 , inst|mm_interconnect_0|cmd_mux_001|src_payload~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[2]~4 , inst|nios2_qsys_0|E_mem_byte_en[2]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_byteenable[2] , inst|nios2_qsys_0|d_byteenable[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[34] , inst|mm_interconnect_0|cmd_mux_001|src_data[34], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[23], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~17 , inst|mm_interconnect_0|rsp_mux|src_payload~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[7]~1 , inst|nios2_qsys_0|av_ld_byte2_data[7]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[31]~feeder , inst|nios2_qsys_0|d_writedata[31]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[31] , inst|nios2_qsys_0|d_writedata[31], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~31 , inst|mm_interconnect_0|cmd_mux_002|src_payload~31, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[48] , inst|mm_interconnect_0|cmd_mux_002|src_data[48], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~19 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[19], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[19]~42 , inst|nios2_qsys_0|F_iw[19]~42, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[19]~43 , inst|nios2_qsys_0|F_iw[19]~43, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[19] , inst|nios2_qsys_0|D_iw[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[13]~3 , inst|nios2_qsys_0|R_src2_lo[13]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[13] , inst|nios2_qsys_0|E_src2[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~17 , inst|mm_interconnect_0|cmd_mux_002|src_payload~17, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~19 , inst|mm_interconnect_0|cmd_mux_002|src_payload~19, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[34] , inst|mm_interconnect_0|cmd_mux_002|src_data[34], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~18 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[20], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[20]~40 , inst|nios2_qsys_0|F_iw[20]~40, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[20]~41 , inst|nios2_qsys_0|F_iw[20]~41, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[20] , inst|nios2_qsys_0|D_iw[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[14]~2 , inst|nios2_qsys_0|R_src2_lo[14]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[14] , inst|nios2_qsys_0|E_src2[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~2 , inst|nios2_qsys_0|Add1~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[25]~feeder , inst|nios2_qsys_0|d_writedata[25]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[25], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~8 , inst|mm_interconnect_0|cmd_mux_001|src_payload~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~9 , inst|mm_interconnect_0|cmd_mux_001|src_payload~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~48, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetlatch, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~47, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[33], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~49, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[32] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[32], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~51, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~52, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[28]~feeder , inst|nios2_qsys_0|d_writedata[28]~feeder, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~28 , inst|mm_interconnect_0|cmd_mux_002|src_payload~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[3]~5 , inst|nios2_qsys_0|E_mem_byte_en[3]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_byteenable[3] , inst|nios2_qsys_0|d_byteenable[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[35] , inst|mm_interconnect_0|cmd_mux_002|src_data[35], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~18 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~26 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[4] , inst|nios2_qsys_0|av_ld_byte3_data[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[30]~1 , inst|nios2_qsys_0|E_src2[30]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_hi~0 , inst|nios2_qsys_0|R_src2_hi~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_hi_imm16~0 , inst|nios2_qsys_0|D_ctrl_hi_imm16~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_hi_imm16~1 , inst|nios2_qsys_0|D_ctrl_hi_imm16~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_hi_imm16 , inst|nios2_qsys_0|R_ctrl_hi_imm16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[30] , inst|nios2_qsys_0|E_src2[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , inst|nios2_qsys_0|nios_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[31]~52 , inst|nios2_qsys_0|R_src1[31]~52, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[31] , inst|nios2_qsys_0|E_src1[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[31]~30 , inst|nios2_qsys_0|E_logic_result[31]~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_invert_arith_src_msb~2 , inst|nios2_qsys_0|E_invert_arith_src_msb~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_invert_arith_src_msb~4 , inst|nios2_qsys_0|E_invert_arith_src_msb~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~8 , inst|nios2_qsys_0|D_ctrl_alu_subtract~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~7 , inst|nios2_qsys_0|D_ctrl_alu_subtract~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_invert_arith_src_msb~3 , inst|nios2_qsys_0|E_invert_arith_src_msb~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_invert_arith_src_msb , inst|nios2_qsys_0|E_invert_arith_src_msb, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src1[31] , inst|nios2_qsys_0|E_arith_src1[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~54 , inst|nios2_qsys_0|Add1~54, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , inst|nios2_qsys_0|nios_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[29]~2 , inst|nios2_qsys_0|E_src2[29]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[29] , inst|nios2_qsys_0|E_src2[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~55 , inst|nios2_qsys_0|Add1~55, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[28]~3 , inst|nios2_qsys_0|E_src2[28]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[28] , inst|nios2_qsys_0|E_src2[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~56 , inst|nios2_qsys_0|Add1~56, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[27]~4 , inst|nios2_qsys_0|E_src2[27]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[27] , inst|nios2_qsys_0|E_src2[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~57 , inst|nios2_qsys_0|Add1~57, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[26]~42 , inst|nios2_qsys_0|R_src1[26]~42, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[26] , inst|nios2_qsys_0|E_src1[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[26]~5 , inst|nios2_qsys_0|E_src2[26]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[26] , inst|nios2_qsys_0|E_src2[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~58 , inst|nios2_qsys_0|Add1~58, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[25]~43 , inst|nios2_qsys_0|R_src1[25]~43, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[25] , inst|nios2_qsys_0|E_src1[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[25]~6 , inst|nios2_qsys_0|E_src2[25]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[25] , inst|nios2_qsys_0|E_src2[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~59 , inst|nios2_qsys_0|Add1~59, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[24]~44 , inst|nios2_qsys_0|R_src1[24]~44, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[24] , inst|nios2_qsys_0|E_src1[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[23]~8 , inst|nios2_qsys_0|E_src2[23]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[23] , inst|nios2_qsys_0|E_src2[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~61 , inst|nios2_qsys_0|Add1~61, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[23]~45 , inst|nios2_qsys_0|R_src1[23]~45, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[23] , inst|nios2_qsys_0|E_src1[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[22]~9 , inst|nios2_qsys_0|E_src2[22]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[22] , inst|nios2_qsys_0|E_src2[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~62 , inst|nios2_qsys_0|Add1~62, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[21]~47 , inst|nios2_qsys_0|R_src1[21]~47, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[21] , inst|nios2_qsys_0|E_src1[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[21]~10 , inst|nios2_qsys_0|E_src2[21]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[21] , inst|nios2_qsys_0|E_src2[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~63 , inst|nios2_qsys_0|Add1~63, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[20]~48 , inst|nios2_qsys_0|R_src1[20]~48, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[20] , inst|nios2_qsys_0|E_src1[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[19]~49 , inst|nios2_qsys_0|R_src1[19]~49, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[19] , inst|nios2_qsys_0|E_src1[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[19]~12 , inst|nios2_qsys_0|E_src2[19]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[19] , inst|nios2_qsys_0|E_src2[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~65 , inst|nios2_qsys_0|Add1~65, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[18]~50 , inst|nios2_qsys_0|R_src1[18]~50, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[18] , inst|nios2_qsys_0|E_src1[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[18]~13 , inst|nios2_qsys_0|E_src2[18]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[18] , inst|nios2_qsys_0|E_src2[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~66 , inst|nios2_qsys_0|Add1~66, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[17]~14 , inst|nios2_qsys_0|E_src2[17]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[17] , inst|nios2_qsys_0|E_src2[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~67 , inst|nios2_qsys_0|Add1~67, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[17]~51 , inst|nios2_qsys_0|R_src1[17]~51, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[17] , inst|nios2_qsys_0|E_src1[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[16]~0 , inst|nios2_qsys_0|E_src1[16]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[14]~0 , inst|nios2_qsys_0|F_pc_no_crst_nxt[14]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[16]~0 , inst|nios2_qsys_0|E_src2[16]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[16] , inst|nios2_qsys_0|E_src2[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~0 , inst|nios2_qsys_0|Add1~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[15]~1 , inst|nios2_qsys_0|E_src1[15]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[13]~2 , inst|nios2_qsys_0|F_pc_no_crst_nxt[13]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[13]~3 , inst|nios2_qsys_0|F_pc_no_crst_nxt[13]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[13] , inst|nios2_qsys_0|F_pc[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~3 , inst|nios2_qsys_0|Add1~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~4 , inst|nios2_qsys_0|Add1~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[12]~4 , inst|nios2_qsys_0|E_src1[12]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[10]~20 , inst|nios2_qsys_0|F_pc_plus_one[10]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[12] , inst|nios2_qsys_0|E_src1[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[11]~5 , inst|nios2_qsys_0|E_src1[11]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[11] , inst|nios2_qsys_0|E_src1[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~6 , inst|nios2_qsys_0|Add1~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~8 , inst|nios2_qsys_0|Add1~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~9 , inst|nios2_qsys_0|Add1~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~31 , inst|nios2_qsys_0|Add1~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~33 , inst|nios2_qsys_0|Add1~33, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~35 , inst|nios2_qsys_0|Add1~35, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~37 , inst|nios2_qsys_0|Add1~37, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~39 , inst|nios2_qsys_0|Add1~39, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~41 , inst|nios2_qsys_0|Add1~41, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~43 , inst|nios2_qsys_0|Add1~43, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~45 , inst|nios2_qsys_0|Add1~45, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[11]~22 , inst|nios2_qsys_0|F_pc_plus_one[11]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[11]~5 , inst|nios2_qsys_0|F_pc_no_crst_nxt[11]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[11] , inst|nios2_qsys_0|F_pc[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[12]~24 , inst|nios2_qsys_0|F_pc_plus_one[12]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[13]~26 , inst|nios2_qsys_0|F_pc_plus_one[13]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[15] , inst|nios2_qsys_0|E_src1[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~47 , inst|nios2_qsys_0|Add1~47, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~49 , inst|nios2_qsys_0|Add1~49, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~51 , inst|nios2_qsys_0|Add1~51, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[14]~1 , inst|nios2_qsys_0|F_pc_no_crst_nxt[14]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[14] , inst|nios2_qsys_0|F_pc[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[14]~28 , inst|nios2_qsys_0|F_pc_plus_one[14]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[16] , inst|nios2_qsys_0|E_src1[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~68 , inst|nios2_qsys_0|Add1~68, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~70 , inst|nios2_qsys_0|Add1~70, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~72 , inst|nios2_qsys_0|Add1~72, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~74 , inst|nios2_qsys_0|Add1~74, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~76 , inst|nios2_qsys_0|Add1~76, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~78 , inst|nios2_qsys_0|Add1~78, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~80 , inst|nios2_qsys_0|Add1~80, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~82 , inst|nios2_qsys_0|Add1~82, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~84 , inst|nios2_qsys_0|Add1~84, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~86 , inst|nios2_qsys_0|Add1~86, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~88 , inst|nios2_qsys_0|Add1~88, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~90 , inst|nios2_qsys_0|Add1~90, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~92 , inst|nios2_qsys_0|Add1~92, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~94 , inst|nios2_qsys_0|Add1~94, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~96 , inst|nios2_qsys_0|Add1~96, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[31]~31 , inst|nios2_qsys_0|W_alu_result[31]~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[31] , inst|nios2_qsys_0|W_alu_result[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[31]~33 , inst|nios2_qsys_0|W_rf_wr_data[31]~33, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[30]~38 , inst|nios2_qsys_0|R_src1[30]~38, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[30] , inst|nios2_qsys_0|E_src1[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[30]~15 , inst|nios2_qsys_0|E_logic_result[30]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[30]~17 , inst|nios2_qsys_0|W_alu_result[30]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[30] , inst|nios2_qsys_0|W_alu_result[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[30]~19 , inst|nios2_qsys_0|W_rf_wr_data[30]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[29]~39 , inst|nios2_qsys_0|R_src1[29]~39, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[29] , inst|nios2_qsys_0|E_src1[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[29]~16 , inst|nios2_qsys_0|E_logic_result[29]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[29]~18 , inst|nios2_qsys_0|W_alu_result[29]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[29] , inst|nios2_qsys_0|W_alu_result[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[29]~feeder , inst|nios2_qsys_0|d_writedata[29]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[29] , inst|nios2_qsys_0|d_writedata[29], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~29 , inst|mm_interconnect_0|cmd_mux_002|src_payload~29, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~17 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~25 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[5] , inst|nios2_qsys_0|av_ld_byte3_data[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[29]~20 , inst|nios2_qsys_0|W_rf_wr_data[29]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[28]~40 , inst|nios2_qsys_0|R_src1[28]~40, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[28] , inst|nios2_qsys_0|E_src1[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[28]~17 , inst|nios2_qsys_0|E_logic_result[28]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[28]~19 , inst|nios2_qsys_0|W_alu_result[28]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[28] , inst|nios2_qsys_0|W_alu_result[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[28]~21 , inst|nios2_qsys_0|W_rf_wr_data[28]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[27]~41 , inst|nios2_qsys_0|R_src1[27]~41, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[27] , inst|nios2_qsys_0|E_src1[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[27]~18 , inst|nios2_qsys_0|E_logic_result[27]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[27]~20 , inst|nios2_qsys_0|W_alu_result[27]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[27] , inst|nios2_qsys_0|W_alu_result[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~26 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[27], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~19 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~27 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[3] , inst|nios2_qsys_0|av_ld_byte3_data[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[27]~22 , inst|nios2_qsys_0|W_rf_wr_data[27]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[28] , inst|nios2_qsys_0|d_writedata[28], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~29 , inst|mm_interconnect_0|cmd_mux_001|src_payload~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~30 , inst|mm_interconnect_0|cmd_mux_001|src_payload~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~31 , inst|mm_interconnect_0|cmd_mux_001|src_payload~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~32 , inst|mm_interconnect_0|cmd_mux_001|src_payload~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[35] , inst|mm_interconnect_0|cmd_mux_001|src_data[35], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|nios_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[27], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~28 , inst|mm_interconnect_0|cmd_mux_001|src_payload~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[26], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~20 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~28 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[2] , inst|nios2_qsys_0|av_ld_byte3_data[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[26]~19 , inst|nios2_qsys_0|E_logic_result[26]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[26]~21 , inst|nios2_qsys_0|W_alu_result[26]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[26] , inst|nios2_qsys_0|W_alu_result[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[26]~23 , inst|nios2_qsys_0|W_rf_wr_data[26]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[25] , inst|nios2_qsys_0|d_writedata[25], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~4 , inst|mm_interconnect_0|cmd_mux_002|src_payload~4, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~21 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~29 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[1] , inst|nios2_qsys_0|av_ld_byte3_data[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[25]~20 , inst|nios2_qsys_0|E_logic_result[25]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[25]~22 , inst|nios2_qsys_0|W_alu_result[25]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[25] , inst|nios2_qsys_0|W_alu_result[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[25]~24 , inst|nios2_qsys_0|W_rf_wr_data[25]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[14]~2 , inst|nios2_qsys_0|E_src1[14]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[14] , inst|nios2_qsys_0|E_src1[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[12]~4 , inst|nios2_qsys_0|F_pc_no_crst_nxt[12]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[12] , inst|nios2_qsys_0|F_pc[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[14]~3 , inst|nios2_qsys_0|E_logic_result[14]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[14]~2 , inst|nios2_qsys_0|W_alu_result[14]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[14] , inst|nios2_qsys_0|W_alu_result[14], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[50] , inst|mm_interconnect_0|cmd_mux_002|src_data[50], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[21]~36 , inst|nios2_qsys_0|F_iw[21]~36, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[21]~37 , inst|nios2_qsys_0|F_iw[21]~37, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[21] , inst|nios2_qsys_0|D_iw[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[24]~7 , inst|nios2_qsys_0|E_src2[24]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[24] , inst|nios2_qsys_0|E_src2[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~60 , inst|nios2_qsys_0|Add1~60, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[24]~21 , inst|nios2_qsys_0|E_logic_result[24]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[24]~23 , inst|nios2_qsys_0|W_alu_result[24]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[24] , inst|nios2_qsys_0|W_alu_result[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[24]~25 , inst|nios2_qsys_0|W_rf_wr_data[24]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[13]~3 , inst|nios2_qsys_0|E_src1[13]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[13] , inst|nios2_qsys_0|E_src1[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[13]~4 , inst|nios2_qsys_0|E_logic_result[13]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[13]~3 , inst|nios2_qsys_0|W_alu_result[13]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[13] , inst|nios2_qsys_0|W_alu_result[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[49] , inst|mm_interconnect_0|cmd_mux_002|src_data[49], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~23 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~31 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[7] , inst|nios2_qsys_0|av_ld_byte3_data[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[7] , inst|nios2_qsys_0|av_ld_byte2_data[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[23]~22 , inst|nios2_qsys_0|E_logic_result[23]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[23]~24 , inst|nios2_qsys_0|W_alu_result[23]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[23] , inst|nios2_qsys_0|W_alu_result[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[23]~26 , inst|nios2_qsys_0|W_rf_wr_data[23]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[22]~46 , inst|nios2_qsys_0|R_src1[22]~46, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[22] , inst|nios2_qsys_0|E_src1[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[22]~23 , inst|nios2_qsys_0|E_logic_result[22]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[22]~25 , inst|nios2_qsys_0|W_alu_result[22]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[22] , inst|nios2_qsys_0|W_alu_result[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[22]~27 , inst|nios2_qsys_0|W_rf_wr_data[22]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[21]~3 , inst|nios2_qsys_0|E_st_data[21]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[21] , inst|nios2_qsys_0|d_writedata[21], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~18 , inst|mm_interconnect_0|cmd_mux_001|src_payload~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~17 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[21], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~20 , inst|mm_interconnect_0|rsp_mux|src_payload~20, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~21 , inst|mm_interconnect_0|rsp_mux|src_payload~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[5]~3 , inst|nios2_qsys_0|av_ld_byte2_data[5]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[5] , inst|nios2_qsys_0|av_ld_byte2_data[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[21]~24 , inst|nios2_qsys_0|E_logic_result[21]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[21]~26 , inst|nios2_qsys_0|W_alu_result[21]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[21] , inst|nios2_qsys_0|W_alu_result[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[21]~28 , inst|nios2_qsys_0|W_rf_wr_data[21]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[20]~11 , inst|nios2_qsys_0|E_src2[20]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~22 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[10], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[10]~50 , inst|nios2_qsys_0|F_iw[10]~50, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[10]~51 , inst|nios2_qsys_0|F_iw[10]~51, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[10] , inst|nios2_qsys_0|D_iw[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[20] , inst|nios2_qsys_0|E_src2[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~64 , inst|nios2_qsys_0|Add1~64, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[20]~25 , inst|nios2_qsys_0|E_logic_result[20]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[20]~27 , inst|nios2_qsys_0|W_alu_result[20]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[20] , inst|nios2_qsys_0|W_alu_result[20], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~22 , inst|mm_interconnect_0|rsp_mux|src_payload~22, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~23 , inst|mm_interconnect_0|rsp_mux|src_payload~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[4]~4 , inst|nios2_qsys_0|av_ld_byte2_data[4]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[4] , inst|nios2_qsys_0|av_ld_byte2_data[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[20]~29 , inst|nios2_qsys_0|W_rf_wr_data[20]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[19]~5 , inst|nios2_qsys_0|E_st_data[19]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[19] , inst|nios2_qsys_0|d_writedata[19], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~20 , inst|mm_interconnect_0|cmd_mux_002|src_payload~20, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~24 , inst|mm_interconnect_0|rsp_mux|src_payload~24, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~25 , inst|mm_interconnect_0|rsp_mux|src_payload~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[3]~5 , inst|nios2_qsys_0|av_ld_byte2_data[3]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[3] , inst|nios2_qsys_0|av_ld_byte2_data[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[19]~26 , inst|nios2_qsys_0|E_logic_result[19]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[19]~28 , inst|nios2_qsys_0|W_alu_result[19]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[19] , inst|nios2_qsys_0|W_alu_result[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[19]~30 , inst|nios2_qsys_0|W_rf_wr_data[19]~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[18]~6 , inst|nios2_qsys_0|E_st_data[18]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[18] , inst|nios2_qsys_0|d_writedata[18], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~22 , inst|mm_interconnect_0|cmd_mux_001|src_payload~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~21 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~41, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~42, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~43, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~44, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[17], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~23 , inst|mm_interconnect_0|cmd_mux_001|src_payload~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~22 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|Equal0~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~9 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~3 , inst|mm_interconnect_0|cmd_mux_001|src_payload~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~4 , inst|mm_interconnect_0|cmd_mux_001|src_payload~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|Mux30~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~55, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~56, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~31 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0]~feeder, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~1 , inst|mm_interconnect_0|cmd_mux_001|src_payload~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|always1~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~20 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[18], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~21 , inst|mm_interconnect_0|cmd_mux_002|src_payload~21, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~26 , inst|mm_interconnect_0|rsp_mux|src_payload~26, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~27 , inst|mm_interconnect_0|rsp_mux|src_payload~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[2]~6 , inst|nios2_qsys_0|av_ld_byte2_data[2]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[2] , inst|nios2_qsys_0|av_ld_byte2_data[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[18]~27 , inst|nios2_qsys_0|E_logic_result[18]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[18]~29 , inst|nios2_qsys_0|W_alu_result[18]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[18] , inst|nios2_qsys_0|W_alu_result[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[18]~31 , inst|nios2_qsys_0|W_rf_wr_data[18]~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[17]~7 , inst|nios2_qsys_0|E_st_data[17]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[17] , inst|nios2_qsys_0|d_writedata[17], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~22 , inst|mm_interconnect_0|cmd_mux_002|src_payload~22, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~28 , inst|mm_interconnect_0|rsp_mux|src_payload~28, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~29 , inst|mm_interconnect_0|rsp_mux|src_payload~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[1]~7 , inst|nios2_qsys_0|av_ld_byte2_data[1]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[1] , inst|nios2_qsys_0|av_ld_byte2_data[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[17]~28 , inst|nios2_qsys_0|E_logic_result[17]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[17]~30 , inst|nios2_qsys_0|W_alu_result[17]~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[17] , inst|nios2_qsys_0|W_alu_result[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[17]~32 , inst|nios2_qsys_0|W_rf_wr_data[17]~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[24] , inst|nios2_qsys_0|d_writedata[24], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~7 , inst|mm_interconnect_0|cmd_mux_001|src_payload~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[24], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~3 , inst|mm_interconnect_0|cmd_mux_002|src_payload~3, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~22 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data_nxt~30 , inst|nios2_qsys_0|av_ld_byte3_data_nxt~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[0] , inst|nios2_qsys_0|av_ld_byte3_data[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[0] , inst|nios2_qsys_0|av_ld_byte2_data[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[16]~1 , inst|nios2_qsys_0|E_logic_result[16]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[16]~0 , inst|nios2_qsys_0|W_alu_result[16]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[16] , inst|nios2_qsys_0|W_alu_result[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[16]~3 , inst|nios2_qsys_0|W_rf_wr_data[16]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_hi[15]~1 , inst|nios2_qsys_0|R_src2_hi[15]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_hi[15]~2 , inst|nios2_qsys_0|R_src2_hi[15]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[31] , inst|nios2_qsys_0|E_src2[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~53 , inst|nios2_qsys_0|Add1~53, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~98 , inst|nios2_qsys_0|Add1~98, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_logic_op_raw[1]~0 , inst|nios2_qsys_0|D_logic_op_raw[1]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_compare_op[1] , inst|nios2_qsys_0|R_compare_op[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~5 , inst|nios2_qsys_0|Equal122~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[1]~31 , inst|nios2_qsys_0|E_logic_result[1]~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~8 , inst|nios2_qsys_0|Equal122~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~6 , inst|nios2_qsys_0|Equal122~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~7 , inst|nios2_qsys_0|Equal122~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~9 , inst|nios2_qsys_0|Equal122~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[11]~6 , inst|nios2_qsys_0|E_logic_result[11]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~1 , inst|nios2_qsys_0|Equal122~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[2]~13 , inst|nios2_qsys_0|E_logic_result[2]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~3 , inst|nios2_qsys_0|Equal122~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~2 , inst|nios2_qsys_0|Equal122~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[15]~1 , inst|nios2_qsys_0|R_src2_lo[15]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[15] , inst|nios2_qsys_0|E_src2[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[15]~2 , inst|nios2_qsys_0|E_logic_result[15]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~0 , inst|nios2_qsys_0|Equal122~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal122~4 , inst|nios2_qsys_0|Equal122~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_cmp_result~0 , inst|nios2_qsys_0|E_cmp_result~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_cmp_result~1 , inst|nios2_qsys_0|E_cmp_result~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_cmp_result , inst|nios2_qsys_0|W_cmp_result, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_sel_nxt~0 , inst|nios2_qsys_0|F_pc_sel_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[9]~7 , inst|nios2_qsys_0|F_pc_no_crst_nxt[9]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[9]~8 , inst|nios2_qsys_0|F_pc_no_crst_nxt[9]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[9] , inst|nios2_qsys_0|F_pc[9], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[47] , inst|mm_interconnect_0|cmd_mux_002|src_data[47], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[32] , inst|mm_interconnect_0|cmd_mux_002|src_data[32], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~17 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[6], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[6]~38 , inst|nios2_qsys_0|F_iw[6]~38, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[6]~39 , inst|nios2_qsys_0|F_iw[6]~39, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[6] , inst|nios2_qsys_0|D_iw[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[0]~16 , inst|nios2_qsys_0|R_src2_lo[0]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[0] , inst|nios2_qsys_0|E_src2[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[0]~29 , inst|nios2_qsys_0|E_logic_result[0]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[0]~15 , inst|nios2_qsys_0|W_alu_result[0]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[0] , inst|nios2_qsys_0|W_alu_result[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[1]~16 , inst|nios2_qsys_0|W_alu_result[1]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[1] , inst|nios2_qsys_0|W_alu_result[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_rshift8~0 , inst|nios2_qsys_0|av_ld_rshift8~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_rshift8~1 , inst|nios2_qsys_0|av_ld_rshift8~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[6] , inst|nios2_qsys_0|av_ld_byte3_data[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[6] , inst|nios2_qsys_0|av_ld_byte2_data[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data_en~0 , inst|nios2_qsys_0|av_ld_byte1_data_en~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[6] , inst|nios2_qsys_0|av_ld_byte1_data[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[14]~5 , inst|nios2_qsys_0|W_rf_wr_data[14]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[31]~7 , inst|nios2_qsys_0|d_writedata[31]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[15] , inst|nios2_qsys_0|d_writedata[15], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~11 , inst|mm_interconnect_0|cmd_mux_001|src_payload~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[12], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~16 , inst|mm_interconnect_0|cmd_mux_001|src_payload~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~15 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[11] , inst|nios2_qsys_0|d_writedata[11], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~17 , inst|mm_interconnect_0|cmd_mux_001|src_payload~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~69, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~70, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~63, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~64, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~71, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~72, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[14] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~75, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~76, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~77, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~78, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~8 , inst|mm_interconnect_0|rsp_mux|src_payload~8, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~9 , inst|mm_interconnect_0|rsp_mux|src_payload~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[5]~3 , inst|nios2_qsys_0|av_ld_byte1_data[5]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[5] , inst|nios2_qsys_0|av_ld_byte1_data[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[13]~6 , inst|nios2_qsys_0|W_rf_wr_data[13]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[12]~4 , inst|nios2_qsys_0|R_src2_lo[12]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[12] , inst|nios2_qsys_0|E_src2[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[12]~5 , inst|nios2_qsys_0|E_logic_result[12]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[12]~4 , inst|nios2_qsys_0|W_alu_result[12]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[12] , inst|nios2_qsys_0|W_alu_result[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[12], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~10 , inst|mm_interconnect_0|rsp_mux|src_payload~10, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~11 , inst|mm_interconnect_0|rsp_mux|src_payload~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[4]~4 , inst|nios2_qsys_0|av_ld_byte1_data[4]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[4] , inst|nios2_qsys_0|av_ld_byte1_data[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[12]~7 , inst|nios2_qsys_0|W_rf_wr_data[12]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[0]~37 , inst|nios2_qsys_0|R_src1[0]~37, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[0] , inst|nios2_qsys_0|E_src1[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~16 , inst|nios2_qsys_0|Add1~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~18 , inst|nios2_qsys_0|Add1~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~19 , inst|nios2_qsys_0|Add1~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[0]~6 , inst|nios2_qsys_0|E_mem_byte_en[0]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_byteenable[0] , inst|nios2_qsys_0|d_byteenable[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[32] , inst|mm_interconnect_0|cmd_mux_001|src_data[32], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~21 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[17], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[17]~47 , inst|nios2_qsys_0|F_iw[17]~47, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[17]~48 , inst|nios2_qsys_0|F_iw[17]~48, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[17]~49 , inst|nios2_qsys_0|F_iw[17]~49, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[17] , inst|nios2_qsys_0|D_iw[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[11]~5 , inst|nios2_qsys_0|R_src2_lo[11]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[11] , inst|nios2_qsys_0|E_src2[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~5 , inst|nios2_qsys_0|Add1~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[11]~5 , inst|nios2_qsys_0|W_alu_result[11]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[11] , inst|nios2_qsys_0|W_alu_result[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[11]~8 , inst|nios2_qsys_0|W_rf_wr_data[11]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[10]~6 , inst|nios2_qsys_0|E_src1[10]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[10] , inst|nios2_qsys_0|E_src1[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[8]~9 , inst|nios2_qsys_0|F_pc_no_crst_nxt[8]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[8] , inst|nios2_qsys_0|F_pc[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[46] , inst|mm_interconnect_0|cmd_mux_002|src_data[46], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[33] , inst|mm_interconnect_0|cmd_mux_002|src_data[33], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~15 , inst|mm_interconnect_0|rsp_mux|src_payload~15, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~16 , inst|mm_interconnect_0|rsp_mux|src_payload~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[1]~7 , inst|nios2_qsys_0|av_ld_byte1_data[1]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[1] , inst|nios2_qsys_0|av_ld_byte1_data[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[9]~10 , inst|nios2_qsys_0|W_rf_wr_data[9]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src1[1]~36 , inst|nios2_qsys_0|R_src1[1]~36, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[1] , inst|nios2_qsys_0|E_src1[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~21 , inst|nios2_qsys_0|Add1~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[1]~7 , inst|nios2_qsys_0|E_mem_byte_en[1]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_byteenable[1] , inst|nios2_qsys_0|d_byteenable[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[33] , inst|mm_interconnect_0|cmd_mux_001|src_data[33], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|byteenable[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~30 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[31], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[31]~66 , inst|nios2_qsys_0|F_iw[31]~66, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[31]~67 , inst|nios2_qsys_0|F_iw[31]~67, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[31] , inst|nios2_qsys_0|D_iw[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[9]~7 , inst|nios2_qsys_0|E_src1[9]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[9] , inst|nios2_qsys_0|E_src1[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[7]~10 , inst|nios2_qsys_0|F_pc_no_crst_nxt[7]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[7] , inst|nios2_qsys_0|F_pc[7], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[45] , inst|mm_interconnect_0|cmd_mux_001|src_data[45], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~9 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[15], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~4 , inst|mm_interconnect_0|rsp_mux|src_payload~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|rvalid~0 , inst|jtag_uart_0|rvalid~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|rvalid , inst|jtag_uart_0|rvalid, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~5 , inst|mm_interconnect_0|rsp_mux|src_payload~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[7]~1 , inst|nios2_qsys_0|av_ld_byte1_data[7]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[7] , inst|nios2_qsys_0|av_ld_byte1_data[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_fill_bit~0 , inst|nios2_qsys_0|av_fill_bit~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_fill_bit~1 , inst|nios2_qsys_0|av_fill_bit~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[0]~0 , inst|nios2_qsys_0|av_ld_byte1_data[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[0] , inst|nios2_qsys_0|av_ld_byte1_data[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[8]~11 , inst|nios2_qsys_0|W_rf_wr_data[8]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[9]~7 , inst|nios2_qsys_0|R_src2_lo[9]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[9] , inst|nios2_qsys_0|E_src2[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[9]~8 , inst|nios2_qsys_0|E_logic_result[9]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[9]~7 , inst|nios2_qsys_0|W_alu_result[9]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[9] , inst|nios2_qsys_0|W_alu_result[9], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[45] , inst|mm_interconnect_0|cmd_mux_002|src_data[45], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~6 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[1]~0 , inst|nios2_qsys_0|av_ld_byte0_data[1]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[7] , inst|nios2_qsys_0|av_ld_byte0_data[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[7]~12 , inst|nios2_qsys_0|W_rf_wr_data[7]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[30] , inst|nios2_qsys_0|d_writedata[30], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~30 , inst|mm_interconnect_0|cmd_mux_002|src_payload~30, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[30]~65 , inst|nios2_qsys_0|F_iw[30]~65, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[30] , inst|nios2_qsys_0|D_iw[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[8]~8 , inst|nios2_qsys_0|E_src1[8]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[8] , inst|nios2_qsys_0|E_src1[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[6]~11 , inst|nios2_qsys_0|F_pc_no_crst_nxt[6]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[6] , inst|nios2_qsys_0|F_pc[6], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[44] , inst|mm_interconnect_0|cmd_mux_001|src_data[44], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[6] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~28 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[29], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[29]~62 , inst|nios2_qsys_0|F_iw[29]~62, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[29]~63 , inst|nios2_qsys_0|F_iw[29]~63, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[29] , inst|nios2_qsys_0|D_iw[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[7]~9 , inst|nios2_qsys_0|E_src1[7]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[7] , inst|nios2_qsys_0|E_src1[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[5]~12 , inst|nios2_qsys_0|F_pc_no_crst_nxt[5]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[5] , inst|nios2_qsys_0|F_pc[5], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[43] , inst|mm_interconnect_0|cmd_mux_001|src_data[43], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~25 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[7], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[7]~56 , inst|nios2_qsys_0|F_iw[7]~56, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[7]~57 , inst|nios2_qsys_0|F_iw[7]~57, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[7] , inst|nios2_qsys_0|D_iw[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[1]~15 , inst|nios2_qsys_0|R_src2_lo[1]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[1] , inst|nios2_qsys_0|E_src2[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~15 , inst|nios2_qsys_0|Add1~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~23 , inst|nios2_qsys_0|Add1~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~25 , inst|nios2_qsys_0|Add1~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~27 , inst|nios2_qsys_0|Add1~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~29 , inst|nios2_qsys_0|Add1~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[4]~15 , inst|nios2_qsys_0|F_pc_no_crst_nxt[4]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[4] , inst|nios2_qsys_0|F_pc[4], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[42] , inst|mm_interconnect_0|cmd_mux_001|src_data[42], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~27 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[28], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[28]~60 , inst|nios2_qsys_0|F_iw[28]~60, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[28]~61 , inst|nios2_qsys_0|F_iw[28]~61, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[28] , inst|nios2_qsys_0|D_iw[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[6]~10 , inst|nios2_qsys_0|E_src1[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[6] , inst|nios2_qsys_0|E_src1[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[6]~10 , inst|nios2_qsys_0|E_logic_result[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[6]~10 , inst|nios2_qsys_0|W_alu_result[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[6] , inst|nios2_qsys_0|W_alu_result[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~8 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~9 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~10 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[6] , inst|nios2_qsys_0|av_ld_byte0_data[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[6]~13 , inst|nios2_qsys_0|W_rf_wr_data[6]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[5]~feeder , inst|nios2_qsys_0|d_writedata[5]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[5] , inst|nios2_qsys_0|d_writedata[5], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~12 , inst|mm_interconnect_0|cmd_mux_002|src_payload~12, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~11 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[5], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~12 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~11 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~13 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[5]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[5] , inst|nios2_qsys_0|av_ld_byte0_data[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[5]~14 , inst|nios2_qsys_0|W_rf_wr_data[5]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[27]~3 , inst|nios2_qsys_0|d_writedata[27]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[27]~feeder , inst|nios2_qsys_0|d_writedata[27]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[27] , inst|nios2_qsys_0|d_writedata[27], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~27 , inst|mm_interconnect_0|cmd_mux_002|src_payload~27, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[27]~58 , inst|nios2_qsys_0|F_iw[27]~58, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[27]~59 , inst|nios2_qsys_0|F_iw[27]~59, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[27] , inst|nios2_qsys_0|D_iw[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[2]~13 , inst|nios2_qsys_0|E_src1[2]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[2] , inst|nios2_qsys_0|E_src1[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[2] , inst|nios2_qsys_0|E_shift_rot_result[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[1]~16 , inst|nios2_qsys_0|E_shift_rot_result_nxt[1]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[1] , inst|nios2_qsys_0|E_shift_rot_result[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[0]~17 , inst|nios2_qsys_0|E_shift_rot_result_nxt[0]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[0] , inst|nios2_qsys_0|E_shift_rot_result[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_logical~3 , inst|nios2_qsys_0|D_ctrl_shift_logical~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_shift_logical , inst|nios2_qsys_0|R_ctrl_shift_logical, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_fill_bit~0 , inst|nios2_qsys_0|E_shift_rot_fill_bit~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[31]~19 , inst|nios2_qsys_0|E_shift_rot_result_nxt[31]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[31] , inst|nios2_qsys_0|E_shift_rot_result[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[30]~21 , inst|nios2_qsys_0|E_shift_rot_result_nxt[30]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[30] , inst|nios2_qsys_0|E_shift_rot_result[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[29]~22 , inst|nios2_qsys_0|E_shift_rot_result_nxt[29]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[29] , inst|nios2_qsys_0|E_shift_rot_result[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[28]~23 , inst|nios2_qsys_0|E_shift_rot_result_nxt[28]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[28] , inst|nios2_qsys_0|E_shift_rot_result[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[27]~24 , inst|nios2_qsys_0|E_shift_rot_result_nxt[27]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[27] , inst|nios2_qsys_0|E_shift_rot_result[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[26]~25 , inst|nios2_qsys_0|E_shift_rot_result_nxt[26]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[26] , inst|nios2_qsys_0|E_shift_rot_result[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[25]~26 , inst|nios2_qsys_0|E_shift_rot_result_nxt[25]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[25] , inst|nios2_qsys_0|E_shift_rot_result[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[24]~27 , inst|nios2_qsys_0|E_shift_rot_result_nxt[24]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[24] , inst|nios2_qsys_0|E_shift_rot_result[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[23]~28 , inst|nios2_qsys_0|E_shift_rot_result_nxt[23]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[23] , inst|nios2_qsys_0|E_shift_rot_result[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[22]~29 , inst|nios2_qsys_0|E_shift_rot_result_nxt[22]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[22] , inst|nios2_qsys_0|E_shift_rot_result[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[21]~30 , inst|nios2_qsys_0|E_shift_rot_result_nxt[21]~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[21] , inst|nios2_qsys_0|E_shift_rot_result[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[20]~31 , inst|nios2_qsys_0|E_shift_rot_result_nxt[20]~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[20] , inst|nios2_qsys_0|E_shift_rot_result[20], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[19]~20 , inst|nios2_qsys_0|E_shift_rot_result_nxt[19]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[19] , inst|nios2_qsys_0|E_shift_rot_result[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[18]~18 , inst|nios2_qsys_0|E_shift_rot_result_nxt[18]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[18] , inst|nios2_qsys_0|E_shift_rot_result[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[17]~15 , inst|nios2_qsys_0|E_shift_rot_result_nxt[17]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[17] , inst|nios2_qsys_0|E_shift_rot_result[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[16]~1 , inst|nios2_qsys_0|E_shift_rot_result_nxt[16]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[16] , inst|nios2_qsys_0|E_shift_rot_result[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[15]~2 , inst|nios2_qsys_0|E_shift_rot_result_nxt[15]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[15] , inst|nios2_qsys_0|E_shift_rot_result[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[14]~3 , inst|nios2_qsys_0|E_shift_rot_result_nxt[14]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[14] , inst|nios2_qsys_0|E_shift_rot_result[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[13]~4 , inst|nios2_qsys_0|E_shift_rot_result_nxt[13]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[13] , inst|nios2_qsys_0|E_shift_rot_result[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[12]~5 , inst|nios2_qsys_0|E_shift_rot_result_nxt[12]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[12] , inst|nios2_qsys_0|E_shift_rot_result[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[11]~6 , inst|nios2_qsys_0|E_shift_rot_result_nxt[11]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[11] , inst|nios2_qsys_0|E_shift_rot_result[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[10]~7 , inst|nios2_qsys_0|E_shift_rot_result_nxt[10]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[10] , inst|nios2_qsys_0|E_shift_rot_result[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[9]~8 , inst|nios2_qsys_0|E_shift_rot_result_nxt[9]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[9] , inst|nios2_qsys_0|E_shift_rot_result[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[8]~11 , inst|nios2_qsys_0|E_shift_rot_result_nxt[8]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[8] , inst|nios2_qsys_0|E_shift_rot_result[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[7]~12 , inst|nios2_qsys_0|E_shift_rot_result_nxt[7]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[7] , inst|nios2_qsys_0|E_shift_rot_result[7], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[6]~10 , inst|nios2_qsys_0|E_shift_rot_result_nxt[6]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[6] , inst|nios2_qsys_0|E_shift_rot_result[6], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[5]~0 , inst|nios2_qsys_0|E_shift_rot_result_nxt[5]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[5] , inst|nios2_qsys_0|E_shift_rot_result[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[4]~9 , inst|nios2_qsys_0|E_shift_rot_result_nxt[4]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[4] , inst|nios2_qsys_0|E_shift_rot_result[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result_nxt[3]~14 , inst|nios2_qsys_0|E_shift_rot_result_nxt[3]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_result[3] , inst|nios2_qsys_0|E_shift_rot_result[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[3] , inst|nios2_qsys_0|W_alu_result[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[39] , inst|mm_interconnect_0|cmd_mux_002|src_data[39], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[4], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~15 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~14 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~16 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[4]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[4] , inst|nios2_qsys_0|av_ld_byte0_data[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[4]~15 , inst|nios2_qsys_0|W_rf_wr_data[4]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[24]~0 , inst|nios2_qsys_0|d_writedata[24]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[8] , inst|nios2_qsys_0|d_writedata[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~25 , inst|mm_interconnect_0|cmd_mux_002|src_payload~25, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[8]~54 , inst|nios2_qsys_0|F_iw[8]~54, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[8]~55 , inst|nios2_qsys_0|F_iw[8]~55, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[8] , inst|nios2_qsys_0|D_iw[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[4]~12 , inst|nios2_qsys_0|E_src1[4]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[4] , inst|nios2_qsys_0|E_src1[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[4]~9 , inst|nios2_qsys_0|E_logic_result[4]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[4]~12 , inst|nios2_qsys_0|W_alu_result[4]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[4] , inst|nios2_qsys_0|W_alu_result[4], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[40] , inst|mm_interconnect_0|cmd_mux_001|src_data[40], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal0~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal1~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|Equal1~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~15 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[11], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~16 , inst|mm_interconnect_0|cmd_mux_002|src_payload~16, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~12 , inst|mm_interconnect_0|rsp_mux|src_payload~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[3]~5 , inst|nios2_qsys_0|av_ld_byte1_data[3]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[3] , inst|nios2_qsys_0|av_ld_byte1_data[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[3]~4 , inst|jtag_uart_0|av_readdata[3]~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~17 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[3]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[3]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~18 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~19 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[3]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[3] , inst|nios2_qsys_0|av_ld_byte0_data[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[3]~16 , inst|nios2_qsys_0|W_rf_wr_data[3]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[29]~5 , inst|nios2_qsys_0|d_writedata[29]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[13] , inst|nios2_qsys_0|d_writedata[13], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~13 , inst|mm_interconnect_0|cmd_mux_002|src_payload~13, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[13]~28 , inst|nios2_qsys_0|F_iw[13]~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[13]~29 , inst|nios2_qsys_0|F_iw[13]~29, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[13] , inst|nios2_qsys_0|D_iw[13], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~0 , inst|nios2_qsys_0|D_ctrl_retaddr~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~1 , inst|nios2_qsys_0|D_ctrl_retaddr~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception~2 , inst|nios2_qsys_0|D_ctrl_exception~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_force_src2_zero~3 , inst|nios2_qsys_0|D_ctrl_force_src2_zero~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~8 , inst|nios2_qsys_0|Equal2~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~5 , inst|nios2_qsys_0|Equal101~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_force_src2_zero~0 , inst|nios2_qsys_0|D_ctrl_force_src2_zero~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_force_src2_zero~1 , inst|nios2_qsys_0|D_ctrl_force_src2_zero~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_force_src2_zero~2 , inst|nios2_qsys_0|D_ctrl_force_src2_zero~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_force_src2_zero~4 , inst|nios2_qsys_0|D_ctrl_force_src2_zero~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_force_src2_zero , inst|nios2_qsys_0|R_ctrl_force_src2_zero, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo~0 , inst|nios2_qsys_0|R_src2_lo~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[2]~14 , inst|nios2_qsys_0|R_src2_lo[2]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[2] , inst|nios2_qsys_0|E_src2[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~14 , inst|nios2_qsys_0|Add1~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[0]~17 , inst|nios2_qsys_0|F_pc_no_crst_nxt[0]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[0] , inst|nios2_qsys_0|F_pc[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[38] , inst|mm_interconnect_0|cmd_mux_002|src_data[38], FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~13 , inst|mm_interconnect_0|rsp_mux|src_payload~13, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~14 , inst|mm_interconnect_0|rsp_mux|src_payload~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[2]~6 , inst|nios2_qsys_0|av_ld_byte1_data[2]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte1_data[2] , inst|nios2_qsys_0|av_ld_byte1_data[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~6 , inst|mm_interconnect_0|cmd_mux_002|src_payload~6, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[2]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[2]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~21 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~20 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[2] , inst|nios2_qsys_0|av_ld_byte0_data[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[2]~17 , inst|nios2_qsys_0|W_rf_wr_data[2]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[16]~2 , inst|nios2_qsys_0|E_st_data[16]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[16] , inst|nios2_qsys_0|d_writedata[16], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~11 , inst|mm_interconnect_0|cmd_mux_002|src_payload~11, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[16]~24 , inst|nios2_qsys_0|F_iw[16]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[16]~25 , inst|nios2_qsys_0|F_iw[16]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[16] , inst|nios2_qsys_0|D_iw[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~3 , inst|nios2_qsys_0|Equal101~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~4 , inst|nios2_qsys_0|Equal101~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_rdctl_inst , inst|nios2_qsys_0|R_ctrl_rdctl_inst, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result~0 , inst|nios2_qsys_0|E_alu_result~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~23 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[1]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[1]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~7 , inst|mm_interconnect_0|cmd_mux_002|src_payload~7, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~24 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~25 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[1]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[1] , inst|nios2_qsys_0|av_ld_byte0_data[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[1]~18 , inst|nios2_qsys_0|W_rf_wr_data[1]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[23]~1 , inst|nios2_qsys_0|E_st_data[23]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[23] , inst|nios2_qsys_0|d_writedata[23], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~2 , inst|mm_interconnect_0|cmd_mux_002|src_payload~2, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[23]~2 , inst|nios2_qsys_0|F_iw[23]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[23]~3 , inst|nios2_qsys_0|F_iw[23]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[23] , inst|nios2_qsys_0|D_iw[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[22]~0 , inst|nios2_qsys_0|E_st_data[22]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[22] , inst|nios2_qsys_0|d_writedata[22], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~1 , inst|mm_interconnect_0|cmd_mux_002|src_payload~1, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[22]~0 , inst|nios2_qsys_0|F_iw[22]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[22]~1 , inst|nios2_qsys_0|F_iw[22]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[22] , inst|nios2_qsys_0|D_iw[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[26]~2 , inst|nios2_qsys_0|d_writedata[26]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[26]~feeder , inst|nios2_qsys_0|d_writedata[26]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[26] , inst|nios2_qsys_0|d_writedata[26], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~5 , inst|mm_interconnect_0|cmd_mux_002|src_payload~5, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[26]~8 , inst|nios2_qsys_0|F_iw[26]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[26]~9 , inst|nios2_qsys_0|F_iw[26]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[26] , inst|nios2_qsys_0|D_iw[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~3 , inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4 , inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[4]~0 , inst|nios2_qsys_0|D_dst_regnum[4]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[4]~1 , inst|nios2_qsys_0|D_dst_regnum[4]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_dst_regnum[4] , inst|nios2_qsys_0|R_dst_regnum[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[30]~6 , inst|nios2_qsys_0|d_writedata[30]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[14] , inst|nios2_qsys_0|d_writedata[14], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~14 , inst|mm_interconnect_0|cmd_mux_002|src_payload~14, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[14]~30 , inst|nios2_qsys_0|F_iw[14]~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[14]~31 , inst|nios2_qsys_0|F_iw[14]~31, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[14]~32 , inst|nios2_qsys_0|F_iw[14]~32, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[14] , inst|nios2_qsys_0|D_iw[14], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_logic_op[0]~1 , inst|nios2_qsys_0|D_logic_op[0]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_logic_op[0] , inst|nios2_qsys_0|R_logic_op[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_logic_result[5]~0 , inst|nios2_qsys_0|E_logic_result[5]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[5]~11 , inst|nios2_qsys_0|W_alu_result[5]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[5] , inst|nios2_qsys_0|W_alu_result[5], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[41] , inst|mm_interconnect_0|cmd_mux_001|src_data[41], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[3] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[30] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[30], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~50 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~50, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~24 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~24, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~53, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~54, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~37, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~38, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[27] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[27], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~35, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~36, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[8]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[8]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[8], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~26 , inst|mm_interconnect_0|cmd_mux_001|src_payload~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~25 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~3 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[25], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[25]~6 , inst|nios2_qsys_0|F_iw[25]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[25]~7 , inst|nios2_qsys_0|F_iw[25]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[25] , inst|nios2_qsys_0|D_iw[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[3]~9 , inst|nios2_qsys_0|D_dst_regnum[3]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_dst_regnum[3] , inst|nios2_qsys_0|R_dst_regnum[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[28]~4 , inst|nios2_qsys_0|d_writedata[28]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[12] , inst|nios2_qsys_0|d_writedata[12], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~15 , inst|mm_interconnect_0|cmd_mux_002|src_payload~15, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[12]~33 , inst|nios2_qsys_0|F_iw[12]~33, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[12]~34 , inst|nios2_qsys_0|F_iw[12]~34, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[12] , inst|nios2_qsys_0|D_iw[12], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_logical~2 , inst|nios2_qsys_0|D_ctrl_shift_logical~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_use_imm~0 , inst|nios2_qsys_0|R_src2_use_imm~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~5 , inst|nios2_qsys_0|D_wr_dst_reg~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_use_imm~1 , inst|nios2_qsys_0|R_src2_use_imm~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_use_imm , inst|nios2_qsys_0|R_src2_use_imm, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_src2_lo[4]~12 , inst|nios2_qsys_0|R_src2_lo[4]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src2[4] , inst|nios2_qsys_0|E_src2[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~12 , inst|nios2_qsys_0|Add1~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[2]~14 , inst|nios2_qsys_0|F_pc_no_crst_nxt[2]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[2] , inst|nios2_qsys_0|F_pc[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_valid~0 , inst|mm_interconnect_0|cmd_mux_004|src_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~0 , inst|mm_interconnect_0|router_001|Equal1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~0 , inst|mm_interconnect_0|router_001|Equal2~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~1 , inst|mm_interconnect_0|router_001|Equal2~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_valid~1 , inst|mm_interconnect_0|cmd_mux_004|src_valid~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~4 , inst|mm_interconnect_0|router|Equal2~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~1 , inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~0 , inst|mm_interconnect_0|router|Equal2~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~3 , inst|mm_interconnect_0|router|Equal2~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_valid~3 , inst|mm_interconnect_0|cmd_mux_004|src_valid~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , inst|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|WideOr1 , inst|mm_interconnect_0|cmd_mux_004|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , inst|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|packet_in_progress , inst|mm_interconnect_0|cmd_mux_004|packet_in_progress, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|update_grant~0 , inst|mm_interconnect_0|cmd_mux_004|update_grant~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|update_grant~1 , inst|mm_interconnect_0|cmd_mux_004|update_grant~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|saved_grant[0] , inst|mm_interconnect_0|cmd_mux_004|saved_grant[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1]~0 , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~1 , inst|mm_interconnect_0|router|Equal2~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~2 , inst|mm_interconnect_0|router|Equal2~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_valid~2 , inst|mm_interconnect_0|cmd_mux_004|src_valid~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1]~1 , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter~2 , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1] , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready~1 , inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|sink_ready~0 , inst|mm_interconnect_0|cmd_demux|sink_ready~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~2 , inst|mm_interconnect_0|cmd_demux|WideOr0~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|always1~0 , inst|mm_interconnect_0|router|always1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_valid~0 , inst|mm_interconnect_0|cmd_mux_003|src_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|always1~0 , inst|mm_interconnect_0|router_001|always1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0 , inst|mm_interconnect_0|cmd_demux_001|src3_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0 , inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|saved_grant[1] , inst|mm_interconnect_0|cmd_mux_003|saved_grant[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_data[56] , inst|mm_interconnect_0|cmd_mux_003|src_data[56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent|m0_write~0 , inst|mm_interconnect_0|switch_s1_agent|m0_write~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|WideOr1~1 , inst|mm_interconnect_0|cmd_mux_003|WideOr1~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|WideOr1~0 , inst|mm_interconnect_0|cmd_mux_003|WideOr1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|WideOr1 , inst|mm_interconnect_0|cmd_mux_003|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~0 , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent|m0_write~1 , inst|mm_interconnect_0|switch_s1_agent|m0_write~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter~3 , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~1 , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] , inst|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 , inst|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent|cp_ready~0 , inst|mm_interconnect_0|switch_s1_agent|cp_ready~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent|cp_ready~1 , inst|mm_interconnect_0|switch_s1_agent|cp_ready~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0 , inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] , inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~2 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~3 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1 , inst|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~1 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|update_grant~0 , inst|mm_interconnect_0|cmd_mux_003|update_grant~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|update_grant~1 , inst|mm_interconnect_0|cmd_mux_003|update_grant~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress , inst|mm_interconnect_0|cmd_mux_003|packet_in_progress, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|update_grant~2 , inst|mm_interconnect_0|cmd_mux_003|update_grant~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1 , inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|saved_grant[0] , inst|mm_interconnect_0|cmd_mux_003|saved_grant[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~6 , inst|mm_interconnect_0|cmd_demux|WideOr0~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~9 , inst|mm_interconnect_0|cmd_demux|WideOr0~9, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~7 , inst|mm_interconnect_0|cmd_demux|WideOr0~7, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~3 , inst|mm_interconnect_0|cmd_demux|WideOr0~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~4 , inst|mm_interconnect_0|cmd_demux|WideOr0~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal4~0 , inst|mm_interconnect_0|router|Equal4~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~5 , inst|mm_interconnect_0|cmd_demux|WideOr0~5, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~8 , inst|mm_interconnect_0|cmd_demux|WideOr0~8, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_payload~0 , inst|mm_interconnect_0|cmd_mux_004|src_payload~0, FPGA1, 1
instance = comp, \inst|gpio_out|always0~0 , inst|gpio_out|always0~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter~3 , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[0] , inst|mm_interconnect_0|gpio_out_s1_translator|wait_latency_counter[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready~0 , inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready , inst|mm_interconnect_0|gpio_out_s1_agent|cp_ready, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~4 , inst|mm_interconnect_0|router_001|Equal2~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~5 , inst|mm_interconnect_0|router_001|Equal2~5, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|always1~1 , inst|mm_interconnect_0|router_001|always1~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~1 , inst|mm_interconnect_0|router_001|Equal1~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal4~0 , inst|mm_interconnect_0|router_001|Equal4~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~3 , inst|mm_interconnect_0|router_001|Equal2~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal4~1 , inst|mm_interconnect_0|router_001|Equal4~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|src_channel[2]~0 , inst|mm_interconnect_0|router_001|src_channel[2]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~4 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~5 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~5, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~6 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~8 , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~8, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|cp_valid , inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|cp_valid, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_valid~2 , inst|mm_interconnect_0|cmd_mux|src_valid~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|WideOr1 , inst|mm_interconnect_0|cmd_mux|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src0_valid~0 , inst|mm_interconnect_0|rsp_demux|src0_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[1][74] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[1][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem~0 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[0][74] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[0][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[1][56] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[1][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem~1 , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[0][56] , inst|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem[0][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|WideOr1~0 , inst|mm_interconnect_0|rsp_mux|WideOr1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|WideOr1 , inst|mm_interconnect_0|rsp_mux|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|update_grant~0 , inst|mm_interconnect_0|cmd_mux_001|update_grant~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|update_grant~1 , inst|mm_interconnect_0|cmd_mux_001|update_grant~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[1] , inst|mm_interconnect_0|cmd_mux_001|saved_grant[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[46] , inst|mm_interconnect_0|cmd_mux_001|src_data[46], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[8] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[8], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|read~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|read~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|read , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|read, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|waitrequest, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[24]~4 , inst|nios2_qsys_0|F_iw[24]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[24]~5 , inst|nios2_qsys_0|F_iw[24]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[24] , inst|nios2_qsys_0|D_iw[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[2]~8 , inst|nios2_qsys_0|D_dst_regnum[2]~8, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_dst_regnum[2] , inst|nios2_qsys_0|R_dst_regnum[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[3]~14 , inst|nios2_qsys_0|E_src1[3]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[3] , inst|nios2_qsys_0|E_src1[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[1]~16 , inst|nios2_qsys_0|F_pc_no_crst_nxt[1]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[1] , inst|nios2_qsys_0|F_pc[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[39] , inst|mm_interconnect_0|cmd_mux_001|src_data[39], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|address[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~61, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~62, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~25, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[23] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[23], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~67, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~68, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[24] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[24], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~39, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~40, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[25] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[25], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~33, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~34, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonDReg[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[16] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[16], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~28, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[17] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[17], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~45, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~46, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[18] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~57, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~58, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|break_on_reset , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|break_on_reset, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|jtag_break, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|wait_for_one_post_bret_inst~0 , inst|nios2_qsys_0|wait_for_one_post_bret_inst~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|wait_for_one_post_bret_inst , inst|nios2_qsys_0|wait_for_one_post_bret_inst, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_pending_nxt~0 , inst|nios2_qsys_0|hbreak_pending_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_pending , inst|nios2_qsys_0|hbreak_pending, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_req~0 , inst|nios2_qsys_0|hbreak_req~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[18]~44 , inst|nios2_qsys_0|F_iw[18]~44, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[18]~45 , inst|nios2_qsys_0|F_iw[18]~45, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[18]~46 , inst|nios2_qsys_0|F_iw[18]~46, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[18] , inst|nios2_qsys_0|D_iw[18], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[1]~4 , inst|nios2_qsys_0|D_dst_regnum[1]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[1]~5 , inst|nios2_qsys_0|D_dst_regnum[1]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_dst_regnum[1] , inst|nios2_qsys_0|R_dst_regnum[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[3] , inst|nios2_qsys_0|d_writedata[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~4 , inst|mm_interconnect_0|cmd_mux|src_payload~4, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~5 , inst|mm_interconnect_0|cmd_mux|src_payload~5, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~6 , inst|mm_interconnect_0|cmd_mux|src_payload~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~7 , inst|mm_interconnect_0|cmd_mux|src_payload~7, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~0 , inst|mm_interconnect_0|cmd_mux|src_payload~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~21, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~19, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~20, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[3] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[4]~5 , inst|jtag_uart_0|av_readdata[4]~5, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[4]~20 , inst|nios2_qsys_0|F_iw[4]~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[4]~21 , inst|nios2_qsys_0|F_iw[4]~21, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[4] , inst|nios2_qsys_0|D_iw[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_b_is_dst~0 , inst|nios2_qsys_0|D_ctrl_b_is_dst~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_b_is_dst~1 , inst|nios2_qsys_0|D_ctrl_b_is_dst~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[0]~7 , inst|nios2_qsys_0|D_dst_regnum[0]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_dst_regnum[0] , inst|nios2_qsys_0|R_dst_regnum[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[2] , inst|nios2_qsys_0|d_writedata[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~3 , inst|mm_interconnect_0|cmd_mux|src_payload~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~7, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read_req , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|read_req, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|r_val~0 , inst|jtag_uart_0|r_val~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|r_val~feeder , inst|jtag_uart_0|r_val~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|r_val , inst|jtag_uart_0|r_val, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|r_ena1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|r_ena1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|r_ena~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~17, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~18, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[2] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[5]~6 , inst|jtag_uart_0|av_readdata[5]~6, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[5]~26 , inst|nios2_qsys_0|F_iw[5]~26, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[5]~27 , inst|nios2_qsys_0|F_iw[5]~27, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[5] , inst|nios2_qsys_0|D_iw[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal2~6 , inst|nios2_qsys_0|Equal2~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception~0 , inst|nios2_qsys_0|D_ctrl_exception~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception~1 , inst|nios2_qsys_0|D_ctrl_exception~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception , inst|nios2_qsys_0|D_ctrl_exception, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_exception , inst|nios2_qsys_0|R_ctrl_exception, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_sel_nxt.10~0 , inst|nios2_qsys_0|F_pc_sel_nxt.10~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[10]~6 , inst|nios2_qsys_0|F_pc_no_crst_nxt[10]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[10] , inst|nios2_qsys_0|F_pc[10], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0 , inst|mm_interconnect_0|cmd_demux_001|src1_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[0] , inst|mm_interconnect_0|cmd_mux_001|saved_grant[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~2 , inst|mm_interconnect_0|cmd_mux_001|src_payload~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|writedata[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~30, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[34] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[34], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonAReg[10], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_wr , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~23 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[9], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[9]~52 , inst|nios2_qsys_0|F_iw[9]~52, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[9]~53 , inst|nios2_qsys_0|F_iw[9]~53, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[9] , inst|nios2_qsys_0|D_iw[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[5]~11 , inst|nios2_qsys_0|E_src1[5]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_src1[5] , inst|nios2_qsys_0|E_src1[5], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc_no_crst_nxt[3]~13 , inst|nios2_qsys_0|F_pc_no_crst_nxt[3]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_pc[3] , inst|nios2_qsys_0|F_pc[3], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~2 , inst|mm_interconnect_0|router_001|Equal2~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src4_valid~0 , inst|mm_interconnect_0|cmd_demux_001|src4_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , inst|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , inst|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|saved_grant[1] , inst|mm_interconnect_0|cmd_mux_004|saved_grant[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_004|src_data[56] , inst|mm_interconnect_0|cmd_mux_004|src_data[56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0]~3 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg~0 , inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1]~0 , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1] , inst|mm_interconnect_0|gpio_out_s1_agent_rsp_fifo|mem_used[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg~1 , inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg[0] , inst|mm_interconnect_0|gpio_out_s1_translator|read_latency_shift_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_004|src1_valid~0 , inst|mm_interconnect_0|rsp_demux_004|src1_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|i_read_nxt~0 , inst|nios2_qsys_0|i_read_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|i_read , inst|nios2_qsys_0|i_read, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2 , inst|mm_interconnect_0|cmd_demux_001|src2_valid~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|WideOr1 , inst|mm_interconnect_0|cmd_mux_002|WideOr1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress , inst|mm_interconnect_0|cmd_mux_002|packet_in_progress, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|update_grant~0 , inst|mm_interconnect_0|cmd_mux_002|update_grant~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|update_grant~1 , inst|mm_interconnect_0|cmd_mux_002|update_grant~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0] , inst|mm_interconnect_0|cmd_mux_002|saved_grant[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~8 , inst|mm_interconnect_0|cmd_mux_002|src_payload~8, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[3]~18 , inst|nios2_qsys_0|F_iw[3]~18, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[3]~19 , inst|nios2_qsys_0|F_iw[3]~19, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[3] , inst|nios2_qsys_0|D_iw[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~4 , inst|nios2_qsys_0|D_ctrl_alu_subtract~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~9 , inst|nios2_qsys_0|D_ctrl_alu_subtract~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~5 , inst|nios2_qsys_0|D_ctrl_alu_subtract~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~6 , inst|nios2_qsys_0|D_ctrl_alu_subtract~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_alu_sub~0 , inst|nios2_qsys_0|E_alu_sub~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_alu_sub , inst|nios2_qsys_0|E_alu_sub, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Add1~1 , inst|nios2_qsys_0|Add1~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[15]~1 , inst|nios2_qsys_0|W_alu_result[15]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[15] , inst|nios2_qsys_0|W_alu_result[15], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~0 , inst|mm_interconnect_0|router|Equal1~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~1 , inst|mm_interconnect_0|router|Equal1~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src2_valid~0 , inst|mm_interconnect_0|cmd_demux|src2_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src2_valid~1 , inst|mm_interconnect_0|cmd_demux|src2_valid~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src2_valid~2 , inst|mm_interconnect_0|cmd_demux|src2_valid~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 , inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[1] , inst|mm_interconnect_0|cmd_mux_002|saved_grant[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] , inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~0 , inst|mm_interconnect_0|rsp_mux_001|src_payload~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[11]~35 , inst|nios2_qsys_0|F_iw[11]~35, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[11] , inst|nios2_qsys_0|D_iw[11], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_logic~0 , inst|nios2_qsys_0|D_ctrl_logic~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_logic~1 , inst|nios2_qsys_0|D_ctrl_logic~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_logic , inst|nios2_qsys_0|R_ctrl_logic, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[2]~13 , inst|nios2_qsys_0|W_alu_result[2]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_alu_result[2] , inst|nios2_qsys_0|W_alu_result[2], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[38] , inst|mm_interconnect_0|cmd_mux|src_data[38], FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_wr~0 , inst|jtag_uart_0|fifo_wr~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_wr , inst|jtag_uart_0|fifo_wr, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~13, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~14, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~11, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~12, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~8, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~9, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~5, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~6, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|rvalid, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[5]~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~15, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift~16, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5], FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[1] , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|wdata[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[1]~3 , inst|jtag_uart_0|av_readdata[1]~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[1]~16 , inst|nios2_qsys_0|F_iw[1]~16, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[1]~17 , inst|nios2_qsys_0|F_iw[1]~17, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[1] , inst|nios2_qsys_0|D_iw[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_br_nxt~0 , inst|nios2_qsys_0|R_ctrl_br_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_br_cmp~0 , inst|nios2_qsys_0|D_ctrl_br_cmp~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_br_cmp~1 , inst|nios2_qsys_0|D_ctrl_br_cmp~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_br_cmp~2 , inst|nios2_qsys_0|D_ctrl_br_cmp~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_br_cmp , inst|nios2_qsys_0|R_ctrl_br_cmp, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[0]~0 , inst|nios2_qsys_0|W_rf_wr_data[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal101~6 , inst|nios2_qsys_0|Equal101~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_wrctl_inst , inst|nios2_qsys_0|R_ctrl_wrctl_inst, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal127~0 , inst|nios2_qsys_0|Equal127~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_estatus_reg_inst_nxt~0 , inst|nios2_qsys_0|W_estatus_reg_inst_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_crst~1 , inst|nios2_qsys_0|D_ctrl_crst~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_crst , inst|nios2_qsys_0|R_ctrl_crst, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal127~2 , inst|nios2_qsys_0|Equal127~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 , inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|Equal127~1 , inst|nios2_qsys_0|Equal127~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 , inst|nios2_qsys_0|W_bstatus_reg_inst_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 , inst|nios2_qsys_0|W_bstatus_reg_inst_nxt~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_bstatus_reg , inst|nios2_qsys_0|W_bstatus_reg, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 , inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~5 , inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~6 , inst|nios2_qsys_0|W_status_reg_pie_inst_nxt~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_status_reg_pie , inst|nios2_qsys_0|W_status_reg_pie, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_estatus_reg_inst_nxt~1 , inst|nios2_qsys_0|W_estatus_reg_inst_nxt~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_estatus_reg , inst|nios2_qsys_0|W_estatus_reg, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_ienable_reg_nxt~0 , inst|nios2_qsys_0|W_ienable_reg_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_ienable_reg[0]~0 , inst|nios2_qsys_0|W_ienable_reg[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_ienable_reg[0] , inst|nios2_qsys_0|W_ienable_reg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_control_rd_data[0]~0 , inst|nios2_qsys_0|E_control_rd_data[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_control_rd_data[0]~1 , inst|nios2_qsys_0|E_control_rd_data[0]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_control_rd_data[0]~2 , inst|nios2_qsys_0|E_control_rd_data[0]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_control_rd_data[0] , inst|nios2_qsys_0|W_control_rd_data[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[0]~1 , inst|nios2_qsys_0|W_rf_wr_data[0]~1, FPGA1, 1
instance = comp, \switch~input , switch~input, FPGA1, 1
instance = comp, \inst|switch|read_mux_out~0 , inst|switch|read_mux_out~0, FPGA1, 1
instance = comp, \inst|switch|read_mux_out~1 , inst|switch|read_mux_out~1, FPGA1, 1
instance = comp, \inst|switch|readdata[0] , inst|switch|readdata[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] , inst|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~2 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~0 , inst|mm_interconnect_0|cmd_mux_002|src_payload~0, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[0]~0 , inst|jtag_uart_0|av_readdata[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|readdata[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] , inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~1 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~3 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~3, FPGA1, 1
instance = comp, \inst|gpio_out|Equal0~0 , inst|gpio_out|Equal0~0, FPGA1, 1
instance = comp, \inst|gpio_out|Equal0~1 , inst|gpio_out|Equal0~1, FPGA1, 1
instance = comp, \inst|gpio_out|readdata[0] , inst|gpio_out|readdata[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|gpio_out_s1_translator|av_readdata_pre[0] , inst|mm_interconnect_0|gpio_out_s1_translator|av_readdata_pre[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~4 , inst|nios2_qsys_0|av_ld_byte0_data_nxt[0]~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte0_data[0] , inst|nios2_qsys_0|av_ld_byte0_data[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wr_data[0]~2 , inst|nios2_qsys_0|W_rf_wr_data[0]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[1] , inst|nios2_qsys_0|d_writedata[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~2 , inst|mm_interconnect_0|cmd_mux|src_payload~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|ien_AE , inst|jtag_uart_0|ien_AE, FPGA1, 1
instance = comp, \inst|jtag_uart_0|LessThan0~0 , inst|jtag_uart_0|LessThan0~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|LessThan0~1 , inst|jtag_uart_0|LessThan0~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_AE , inst|jtag_uart_0|fifo_AE, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[9] , inst|jtag_uart_0|av_readdata[9], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_ipending_reg_nxt[0]~0 , inst|nios2_qsys_0|W_ipending_reg_nxt[0]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_ipending_reg[0] , inst|nios2_qsys_0|W_ipending_reg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[20]~0 , inst|nios2_qsys_0|D_iw[20]~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[0]~13 , inst|nios2_qsys_0|F_iw[0]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[0]~12 , inst|nios2_qsys_0|F_iw[0]~12, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[0]~14 , inst|nios2_qsys_0|F_iw[0]~14, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[0]~15 , inst|nios2_qsys_0|F_iw[0]~15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[0] , inst|nios2_qsys_0|D_iw[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_ld~4 , inst|nios2_qsys_0|D_ctrl_ld~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_ld , inst|nios2_qsys_0|R_ctrl_ld, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_read_nxt , inst|nios2_qsys_0|d_read_nxt, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_read , inst|nios2_qsys_0|d_read, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_valid~3 , inst|mm_interconnect_0|cmd_mux|src_valid~3, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0 , inst|mm_interconnect_0|cmd_demux_001|src0_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0 , inst|mm_interconnect_0|cmd_mux|packet_in_progress~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress , inst|mm_interconnect_0|cmd_mux|packet_in_progress, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|update_grant~0 , inst|mm_interconnect_0|cmd_mux|update_grant~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|update_grant~1 , inst|mm_interconnect_0|cmd_mux|update_grant~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , inst|mm_interconnect_0|cmd_mux|arb|grant[0]~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[0] , inst|mm_interconnect_0|cmd_mux|saved_grant[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|ien_AE~0 , inst|jtag_uart_0|ien_AE~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_waitrequest~0 , inst|jtag_uart_0|av_waitrequest~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_waitrequest , inst|jtag_uart_0|av_waitrequest, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~0 , inst|jtag_uart_0|fifo_rd~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~1 , inst|jtag_uart_0|fifo_rd~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~2 , inst|jtag_uart_0|fifo_rd~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , inst|jtag_uart_0|the_nios_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, FPGA1, 1
instance = comp, \inst|jtag_uart_0|t_dav , inst|jtag_uart_0|t_dav, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|write_stalled, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~2, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, FPGA1, 1
instance = comp, \inst|jtag_uart_0|wr_rfifo , inst|jtag_uart_0|wr_rfifo, FPGA1, 1
instance = comp, \inst|jtag_uart_0|av_readdata[2]~2 , inst|jtag_uart_0|av_readdata[2]~2, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[2]~10 , inst|nios2_qsys_0|F_iw[2]~10, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[2]~11 , inst|nios2_qsys_0|F_iw[2]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[2] , inst|nios2_qsys_0|D_iw[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_st~0 , inst|nios2_qsys_0|D_ctrl_st~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_st , inst|nios2_qsys_0|R_ctrl_st, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_st_stall , inst|nios2_qsys_0|E_st_stall, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_write , inst|nios2_qsys_0|d_write, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0 , inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|wren~0 , inst|onchip_memory2_0|wren~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~10 , inst|mm_interconnect_0|cmd_mux_002|src_payload~10, FPGA1, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 , inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[15]~22 , inst|nios2_qsys_0|F_iw[15]~22, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_iw[15]~23 , inst|nios2_qsys_0|F_iw[15]~23, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_iw[15] , inst|nios2_qsys_0|D_iw[15], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_break~1 , inst|nios2_qsys_0|D_ctrl_break~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_ctrl_break , inst|nios2_qsys_0|R_ctrl_break, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~0 , inst|nios2_qsys_0|hbreak_enabled~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~feeder , inst|nios2_qsys_0|hbreak_enabled~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled , inst|nios2_qsys_0|hbreak_enabled, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, FPGA1, 1
instance = comp, \inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , inst|jtag_uart_0|nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, FPGA1, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg~20, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[21] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_break|break_readreg[21], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~59, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60 , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr~60, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_tck|sr[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest , inst|nios2_qsys_0|the_nios_nios2_qsys_0_nios2_oci|the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest, FPGA1, 1
instance = comp, \inst|rst_controller|merged_reset~0 , inst|rst_controller|merged_reset~0, FPGA1, 1
instance = comp, \inst|rst_controller|merged_reset~0clkctrl , inst|rst_controller|merged_reset~0clkctrl, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FPGA1, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , inst|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[0] , inst|rst_controller|altera_reset_synchronizer_int_chain[0], FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[1] , inst|rst_controller|altera_reset_synchronizer_int_chain[1], FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[2] , inst|rst_controller|altera_reset_synchronizer_int_chain[2], FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[3] , inst|rst_controller|altera_reset_synchronizer_int_chain[3], FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0, FPGA1, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4] , inst|rst_controller|altera_reset_synchronizer_int_chain[4], FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~0 , inst|rst_controller|r_sync_rst_chain~0, FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[1] , inst|rst_controller|r_sync_rst_chain[1], FPGA1, 1
instance = comp, \inst|rst_controller|WideOr0~0 , inst|rst_controller|WideOr0~0, FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst , inst|rst_controller|r_sync_rst, FPGA1, 1
instance = comp, \inst|rst_controller|r_sync_rst~clkctrl , inst|rst_controller|r_sync_rst~clkctrl, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , inst|mm_interconnect_0|cmd_mux|arb|grant[1]~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[1] , inst|mm_interconnect_0|cmd_mux|saved_grant[1], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[56] , inst|mm_interconnect_0|cmd_mux|src_data[56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56] , inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56], FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src1_valid~0 , inst|mm_interconnect_0|rsp_demux|src1_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0 , inst|mm_interconnect_0|rsp_demux_003|src1_valid~0, FPGA1, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|WideOr1~2 , inst|mm_interconnect_0|rsp_mux_001|WideOr1~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|F_valid~0 , inst|nios2_qsys_0|F_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_valid , inst|nios2_qsys_0|D_valid, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_valid , inst|nios2_qsys_0|R_valid, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[0]~5 , inst|nios2_qsys_0|E_shift_rot_cnt[0]~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[0] , inst|nios2_qsys_0|E_shift_rot_cnt[0], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[1]~7 , inst|nios2_qsys_0|E_shift_rot_cnt[1]~7, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[1] , inst|nios2_qsys_0|E_shift_rot_cnt[1], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[2]~9 , inst|nios2_qsys_0|E_shift_rot_cnt[2]~9, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[2] , inst|nios2_qsys_0|E_shift_rot_cnt[2], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[3]~11 , inst|nios2_qsys_0|E_shift_rot_cnt[3]~11, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[3] , inst|nios2_qsys_0|E_shift_rot_cnt[3], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[4]~13 , inst|nios2_qsys_0|E_shift_rot_cnt[4]~13, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_shift_rot_cnt[4] , inst|nios2_qsys_0|E_shift_rot_cnt[4], FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~1 , inst|nios2_qsys_0|E_stall~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~0 , inst|nios2_qsys_0|E_stall~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~2 , inst|nios2_qsys_0|E_stall~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 , inst|nios2_qsys_0|av_ld_waiting_for_data_nxt~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_waiting_for_data , inst|nios2_qsys_0|av_ld_waiting_for_data, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 , inst|nios2_qsys_0|av_ld_waiting_for_data_nxt~1, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~3 , inst|nios2_qsys_0|E_stall~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~4 , inst|nios2_qsys_0|E_stall~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_stall~5 , inst|nios2_qsys_0|E_stall~5, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_valid~0 , inst|nios2_qsys_0|E_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|E_valid , inst|nios2_qsys_0|E_valid, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_valid~0 , inst|nios2_qsys_0|W_valid~0, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_valid , inst|nios2_qsys_0|W_valid, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[2]~2 , inst|nios2_qsys_0|D_dst_regnum[2]~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[2]~3 , inst|nios2_qsys_0|D_dst_regnum[2]~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[3]~6 , inst|nios2_qsys_0|D_dst_regnum[3]~6, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~2 , inst|nios2_qsys_0|D_wr_dst_reg~2, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~3 , inst|nios2_qsys_0|D_wr_dst_reg~3, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~4 , inst|nios2_qsys_0|D_wr_dst_reg~4, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|R_wr_dst_reg , inst|nios2_qsys_0|R_wr_dst_reg, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|W_rf_wren , inst|nios2_qsys_0|W_rf_wren, FPGA1, 1
instance = comp, \inst|nios2_qsys_0|d_writedata[0] , inst|nios2_qsys_0|d_writedata[0], FPGA1, 1
instance = comp, \inst|gpio_out|always0~1 , inst|gpio_out|always0~1, FPGA1, 1
instance = comp, \inst|gpio_out|data_out~0 , inst|gpio_out|data_out~0, FPGA1, 1
instance = comp, \inst|gpio_out|data_out , inst|gpio_out|data_out, FPGA1, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, FPGA1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, FPGA1, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, FPGA1, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, FPGA1, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, FPGA1, 1
