INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:59:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            fork0/generateBlocks[4].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.071ns (23.732%)  route 3.442ns (76.268%))
  Logic Levels:           12  (CARRY4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.083 - 4.600 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1898, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X13Y118        FDRE                                         r  load0/data_tehb/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load0/data_tehb/dataReg_reg[9]/Q
                         net (fo=1, routed)           0.507     1.213    mem_controller4/read_arbiter/data/Memory_reg[0][31][9]
    SLICE_X13Y121        LUT5 (Prop_lut5_I3_O)        0.120     1.333 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[9]_INST_0_i_2/O
                         net (fo=19, routed)          0.411     1.744    cmpi1/load0_dataOut[9]
    SLICE_X10Y121        LUT6 (Prop_lut6_I0_O)        0.043     1.787 r  cmpi1/Memory[0][0]_i_12/O
                         net (fo=1, routed)           0.000     1.787    cmpi1/Memory[0][0]_i_12_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.960 r  cmpi1/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.960    cmpi1/Memory_reg[0][0]_i_7_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.010 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.010    cmpi1/Memory_reg[0][0]_i_3_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.117 f  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=13, routed)          0.329     2.447    buffer59/fifo/result[0]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.122     2.569 r  buffer59/fifo/transmitValue_i_4__14/O
                         net (fo=2, routed)           0.413     2.982    buffer26/fifo/transmitValue_reg_6
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.043     3.025 r  buffer26/fifo/transmitValue_i_2__41/O
                         net (fo=3, routed)           0.357     3.382    fork11/control/generateBlocks[0].regblock/mux15_outs_valid
    SLICE_X8Y128         LUT6 (Prop_lut6_I1_O)        0.043     3.425 f  fork11/control/generateBlocks[0].regblock/transmitValue_i_5__4/O
                         net (fo=6, routed)           0.172     3.598    fork6/control/generateBlocks[8].regblock/anyBlockStop_34
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.043     3.641 r  fork6/control/generateBlocks[8].regblock/transmitValue_i_2__40/O
                         net (fo=8, routed)           0.413     4.054    fork1/control/generateBlocks[2].regblock/mux5_outs_ready
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.043     4.097 f  fork1/control/generateBlocks[2].regblock/transmitValue_i_4__1/O
                         net (fo=1, routed)           0.416     4.512    fork1/control/generateBlocks[0].regblock/transmitValue_reg_6
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.043     4.555 f  fork1/control/generateBlocks[0].regblock/transmitValue_i_2__2/O
                         net (fo=3, routed)           0.423     4.978    fork0/generateBlocks[4].regblock/transmitValue_reg_9
    SLICE_X9Y133         LUT6 (Prop_lut6_I3_O)        0.043     5.021 r  fork0/generateBlocks[4].regblock/transmitValue_i_1__4/O
                         net (fo=1, routed)           0.000     5.021    fork0/generateBlocks[4].regblock/transmitValue_i_1__4_n_0
    SLICE_X9Y133         FDSE                                         r  fork0/generateBlocks[4].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
                                                      0.000     4.600 r  clk (IN)
                         net (fo=1898, unset)         0.483     5.083    fork0/generateBlocks[4].regblock/clk
    SLICE_X9Y133         FDSE                                         r  fork0/generateBlocks[4].regblock/transmitValue_reg/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty           -0.035     5.047    
    SLICE_X9Y133         FDSE (Setup_fdse_C_D)        0.033     5.080    fork0/generateBlocks[4].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          5.080    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  0.059    




