// Seed: 1436519159
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_4 (
      .id_0(1'b0),
      .id_1(1)
  );
  assign id_3 = 1 ? id_2 : 1;
  logic id_5, id_6;
endmodule
