
---------- Begin Simulation Statistics ----------
final_tick                               1172361869000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212757                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                   213378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6772.57                       # Real time elapsed on the host
host_tick_rate                              173104392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440914091                       # Number of instructions simulated
sim_ops                                    1445119104                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.172362                       # Number of seconds simulated
sim_ticks                                1172361869000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.965988                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167717946                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190662265                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14795370                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258740561                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20653854                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21273172                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          619318                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327544081                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149187                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9056256                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653680                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31493790                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160606                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44780220                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250506571                       # Number of instructions committed
system.cpu0.commit.committedOps            1251560315                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2178835169                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574417                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306180                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1558759602     71.54%     71.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    366839969     16.84%     88.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     96612793      4.43%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88780791      4.07%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22019772      1.01%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5599211      0.26%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3977763      0.18%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4751478      0.22%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31493790      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2178835169                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112842                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209806609                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697243                       # Number of loads committed
system.cpu0.commit.membars                    2104063                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104069      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699521651     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747694     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255134     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251560315                       # Class of committed instruction
system.cpu0.commit.refs                     536002856                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250506571                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251560315                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.867872                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.867872                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            287918151                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5764094                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167221116                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1319132182                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               971059313                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                918356067                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9067908                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12866639                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4091181                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327544081                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242697336                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1229285890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4819639                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340303504                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29614074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140229                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946399438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188371800                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573813                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2190492620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1237746500     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               714750195     32.63%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122010437      5.57%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96806373      4.42%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12204950      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2709618      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56429      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203916      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2190492620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      145293334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9125994                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319053990                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.550043                       # Inst execution rate
system.cpu0.iew.exec_refs                   556150725                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149008626                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              216297884                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408806641                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056762                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5102541                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149716214                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1296308105                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            407142099                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7231273                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1284782921                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1082885                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9376144                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9067908                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11720727                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       357160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20182932                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10596                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4563237                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20109398                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2410601                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10596                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       414421                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8711573                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                541838329                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1275180091                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894156                       # average fanout of values written-back
system.cpu0.iew.wb_producers                484488069                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545932                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1275259160                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1575285031                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817297004                       # number of integer regfile writes
system.cpu0.ipc                              0.535369                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535369                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106117      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715385310     55.37%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834215      0.92%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.16%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412255736     31.91%     88.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148332361     11.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1292014195                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2034048                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001574                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 379391     18.65%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1377177     67.71%     86.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               277478     13.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1291942074                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4776697075                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1275180041                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1341066154                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1293147083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1292014195                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161022                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44747786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           142120                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           416                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22717550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2190492620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.589828                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802166                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1240275655     56.62%     56.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          680920658     31.09%     87.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213819480      9.76%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43603253      1.99%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9047476      0.41%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1314079      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             873950      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             463733      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             174336      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2190492620                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553139                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13384992                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1472213                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408806641                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149716214                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2065                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2335785954                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8937797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              235950425                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800534531                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10016241                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               984300224                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15412601                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8651                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1603145032                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1308975482                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846148311                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                908364444                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29190330                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9067908                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52648162                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45613775                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1603144988                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161457                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6260                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17999178                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6213                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3443655654                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2604359215                       # The number of ROB writes
system.cpu0.timesIdled                       31150118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2032                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.297466                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12446190                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14095750                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1801971                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18317855                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668231                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         682300                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14069                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21384165                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41834                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050219                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1333796                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227148                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2267804                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11992857                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67670938                       # Number of instructions committed
system.cpu1.commit.committedOps              68721371                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    307505962                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.947821                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    279213506     90.80%     90.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14030989      4.56%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5294838      1.72%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4071737      1.32%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       903262      0.29%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       436649      0.14%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1063469      0.35%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       223708      0.07%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2267804      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    307505962                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074606                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65706012                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750595                       # Number of loads committed
system.cpu1.commit.membars                    2100522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100522      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43596541     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17800814     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223350      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68721371                       # Class of committed instruction
system.cpu1.commit.refs                      23024176                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67670938                       # Number of Instructions Simulated
system.cpu1.committedOps                     68721371                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.597528                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.597528                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            249508121                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               500314                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11835733                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85264774                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16755966                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39519448                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1335324                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1213022                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2782388                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21384165                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14398023                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    292239193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               173369                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88958793                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3606998                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068733                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15858554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13114421                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285932                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309901247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.720574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252856696     81.59%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36131115     11.66%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11603070      3.74%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7261187      2.34%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1418824      0.46%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  572653      0.18%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54673      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1407      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1622      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309901247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1217761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1407377                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17969482                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247615                       # Inst execution rate
system.cpu1.iew.exec_refs                    26091365                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6603214                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204909000                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19900811                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051104                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1160484                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6930813                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80685274                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19488151                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1326930                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77037872                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                986624                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8103191                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1335324                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10218293                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       102088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          691665                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16903                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2253                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10633                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3150216                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       657232                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2253                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       410562                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996815                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43693248                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75838531                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827408                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36152124                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243761                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75891503                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97836699                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50891495                       # number of integer regfile writes
system.cpu1.ipc                              0.217508                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217508                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100741      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49757073     63.49%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20894363     26.66%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5612471      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78364802                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1640883                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020939                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 403484     24.59%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                972404     59.26%     83.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               264993     16.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77904930                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         468435676                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75838519                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         92650695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77533530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78364802                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151744                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11963902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           163968                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           345                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5248503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309901247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252870                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.738573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262693162     84.77%     84.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29242263      9.44%     94.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11029541      3.56%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3422428      1.10%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2114268      0.68%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             512306      0.17%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             544908      0.18%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             230845      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111526      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309901247                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251880                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7241742                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          745901                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19900811                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6930813                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       311119008                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2033598247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              223075343                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45682899                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7374780                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18921115                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2647288                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21356                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            106169805                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83385964                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55893753                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39507737                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16898034                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1335324                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27031323                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10210854                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       106169793                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30405                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               867                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14893106                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   385951281                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163831089                       # The number of ROB writes
system.cpu1.timesIdled                          21458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.248383                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14149751                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16997028                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2949820                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22648415                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620810                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         700132                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           79322                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25774779                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31003                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050202                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1872707                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102859                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2192767                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       31793608                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64192791                       # Number of instructions committed
system.cpu2.commit.committedOps              65243198                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    289471969                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.225387                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.953130                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262692330     90.75%     90.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13189305      4.56%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5093963      1.76%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3866689      1.34%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       851142      0.29%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       405087      0.14%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       971041      0.34%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       209645      0.07%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2192767      0.76%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    289471969                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013623                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62343314                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862483                       # Number of loads committed
system.cpu2.commit.membars                    2100492                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100492      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198750     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912685     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031127      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65243198                       # Class of committed instruction
system.cpu2.commit.refs                      21943824                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64192791                       # Number of Instructions Simulated
system.cpu2.committedOps                     65243198                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.601152                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.601152                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            219818909                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1108172                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12704729                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             105219611                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21260461                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 48775594                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1874094                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1773284                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2991729                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25774779                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 18571728                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    270977573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               414592                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     118540860                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5902414                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.087265                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          20792006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14770561                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.401343                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294720787                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.413243                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.889221                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               222421398     75.47%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                42941543     14.57%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16706103      5.67%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8389516      2.85%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1501136      0.51%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2303204      0.78%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  456834      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     921      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294720787                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         640013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1941372                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18828932                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.260101                       # Inst execution rate
system.cpu2.iew.exec_refs                    24846556                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6393898                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              179733644                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25258912                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2295019                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1315943                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9107255                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           97009470                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18452658                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1254712                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76823696                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                898447                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7815857                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1874094                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9899180                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       103480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          613367                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17045                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2104                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12471                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9396429                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3025914                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2104                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       457952                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1483420                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43593025                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75699984                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.815747                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35560901                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.256297                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75749888                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98483143                       # number of integer regfile reads
system.cpu2.int_regfile_writes               50073159                       # number of integer regfile writes
system.cpu2.ipc                              0.217337                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217337                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100705      2.69%      2.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50755516     65.01%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19816775     25.38%     93.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5405266      6.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              78078408                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1606458                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020575                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 396951     24.71%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                943913     58.76%     83.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               265592     16.53%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77584147                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         452634221                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75699972                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        128777118                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  90132481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 78078408                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6876989                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       31766271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           150186                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3725657                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21298877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294720787                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.264923                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.749141                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247123723     83.85%     83.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30102430     10.21%     94.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10601395      3.60%     97.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3448794      1.17%     98.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2066895      0.70%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             528814      0.18%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             524887      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             224958      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              98891      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294720787                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.264349                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13509221                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1855967                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25258912                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9107255                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       295360800                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2049356682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              195731666                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43495479                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5868578                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                24474265                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2550722                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                20533                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            126532571                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             100489292                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           67170174                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 47480811                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15998886                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1874094                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             25129894                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                23674695                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       126532559                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30057                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               823                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13070126                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   384314890                       # The number of ROB reads
system.cpu2.rob.rob_writes                  199328333                       # The number of ROB writes
system.cpu2.timesIdled                          15256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.184689                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10198851                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11697984                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1336171                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15141319                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            519227                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         532350                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           13123                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17421364                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19047                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050224                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           947558                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569131                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2093474                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        9132740                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58543791                       # Number of instructions committed
system.cpu3.commit.committedOps              59594220                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    263155000                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.226461                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.971144                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    239397496     90.97%     90.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11618610      4.42%     95.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4319882      1.64%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3363972      1.28%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       759327      0.29%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       353320      0.13%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1050203      0.40%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       198716      0.08%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2093474      0.80%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    263155000                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865450                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56842891                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731886                       # Number of loads committed
system.cpu3.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100507      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37248207     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782110     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463252      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59594220                       # Class of committed instruction
system.cpu3.commit.refs                      20245374                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58543791                       # Number of Instructions Simulated
system.cpu3.committedOps                     59594220                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.532495                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.532495                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            217480184                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               410301                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9714159                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71941423                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12859837                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31096312                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                948676                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1020931                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2546856                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17421364                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11462177                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    251173619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                96034                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74689545                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2674578                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065654                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12420944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10718078                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281476                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         264931865                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285889                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.718402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               217096667     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30335842     11.45%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9474452      3.58%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6239951      2.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1218904      0.46%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  536096      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29436      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     375      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           264931865                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         417593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1002557                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14924622                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248934                       # Inst execution rate
system.cpu3.iew.exec_refs                    22667215                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5715004                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173133216                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17134435                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051138                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           818325                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5925344                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68705447                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16952211                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           957454                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66054379                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                888483                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7819379                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                948676                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9943876                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        97090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          519979                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14385                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1376                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10833                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2402549                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       411856                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1376                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257986                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        744571                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38420620                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65108333                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832172                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31972558                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245368                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65151024                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83753952                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43966054                       # number of integer regfile writes
system.cpu3.ipc                              0.220629                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220629                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100738      3.13%      3.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41969084     62.63%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18238715     27.22%     92.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4703149      7.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67011833                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1582092                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023609                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 392433     24.80%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                928286     58.67%     83.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               261371     16.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66493173                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         400675386                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65108321                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77817652                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65553680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67011833                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151767                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        9111226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           137789                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3862070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    264931865                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252940                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748439                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          225052508     84.95%     84.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24735323      9.34%     94.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8993249      3.39%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2824972      1.07%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2025521      0.76%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             487933      0.18%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             503246      0.19%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             219033      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90080      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      264931865                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252542                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6768090                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          650983                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17134435                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5925344                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    231                       # number of misc regfile reads
system.cpu3.numCycles                       265349458                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2079367862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              191010344                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39880087                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7298808                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14691895                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2499618                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                17351                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89730808                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70619725                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47653580                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31197544                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              16978220                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                948676                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27051754                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7773493                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89730796                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31652                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               896                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14690581                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           896                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   329787277                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139234842                       # The number of ROB writes
system.cpu3.timesIdled                          10406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6059604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12014749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       860345                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       103971                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69170596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5717865                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139160673                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5821836                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2445239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3754602                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2200447                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            548                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3612899                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3612867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2445239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            76                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18072853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18072853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    628013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               628013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1336                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6059698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6059698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6059698                       # Request fanout histogram
system.membus.respLayer1.occupancy        32667380750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28636538751                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8065640366.141732                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   50641096942.247780                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 502042594000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148025542500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1024336326500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     18539100                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18539100                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     18539100                       # number of overall hits
system.cpu2.icache.overall_hits::total       18539100                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        32628                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32628                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        32628                       # number of overall misses
system.cpu2.icache.overall_misses::total        32628                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    946537000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    946537000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    946537000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    946537000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     18571728                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18571728                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     18571728                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18571728                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001757                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001757                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001757                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001757                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 29009.960770                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29009.960770                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 29009.960770                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29009.960770                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.111111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26627                       # number of writebacks
system.cpu2.icache.writebacks::total            26627                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5969                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5969                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5969                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5969                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26659                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26659                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26659                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26659                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    806177500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    806177500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    806177500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    806177500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001435                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001435                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001435                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001435                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30240.350351                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30240.350351                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30240.350351                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30240.350351                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26627                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     18539100                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18539100                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        32628                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32628                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    946537000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    946537000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     18571728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18571728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001757                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001757                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 29009.960770                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29009.960770                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5969                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5969                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26659                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26659                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    806177500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    806177500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30240.350351                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30240.350351                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990475                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18172415                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26627                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           682.480753                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        345221000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990475                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999702                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         37170115                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        37170115                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17165693                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17165693                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17165693                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17165693                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5259407                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5259407                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5259407                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5259407                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 647847624881                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 647847624881                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 647847624881                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 647847624881                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22425100                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22425100                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22425100                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22425100                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.234532                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.234532                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.234532                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.234532                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123178.834587                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123178.834587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123178.834587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123178.834587                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9775669                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       191675                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           108354                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2309                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.219733                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.012126                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1468347                       # number of writebacks
system.cpu2.dcache.writebacks::total          1468347                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4204600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4204600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4204600                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4204600                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1054807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1054807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1054807                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1054807                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119706568079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119706568079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119706568079                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119706568079                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047037                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047037                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047037                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047037                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113486.702382                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113486.702382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113486.702382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113486.702382                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1468347                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14373384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14373384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3021002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3021002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 305365581500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 305365581500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17394386                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17394386                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.173677                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.173677                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101080.893525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101080.893525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2428117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2428117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       592885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       592885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61389938000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61389938000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103544.427671                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103544.427671                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2792309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2792309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2238405                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2238405                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 342482043381                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 342482043381                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030714                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030714                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.444948                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.444948                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 153002.715497                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 153002.715497                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1776483                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1776483                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461922                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461922                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58316630079                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58316630079                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091820                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091820                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126247.786594                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126247.786594                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6697500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6697500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32830.882353                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32830.882353                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.170956                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.170956                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 45059.139785                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45059.139785                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          218                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1270000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1270000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.445293                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.445293                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7257.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7257.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1129000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1129000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440204                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440204                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6526.011561                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6526.011561                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       417500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       417500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634872                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634872                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415330                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415330                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46862763000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46862763000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112832.598175                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112832.598175                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415330                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415330                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46447433000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46447433000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111832.598175                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111832.598175                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.628961                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19270503                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1470003                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.109159                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        345232500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.628961                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.863405                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.863405                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48422513                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48422513                       # Number of data accesses
system.cpu3.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7531414144.927536                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   48615703896.804413                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 502042381500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133026717000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1039335152000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11443662                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11443662                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11443662                       # number of overall hits
system.cpu3.icache.overall_hits::total       11443662                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18515                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18515                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18515                       # number of overall misses
system.cpu3.icache.overall_misses::total        18515                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    556619999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    556619999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    556619999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    556619999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11462177                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11462177                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11462177                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11462177                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001615                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001615                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001615                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001615                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 30063.191952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30063.191952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 30063.191952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30063.191952                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16287                       # number of writebacks
system.cpu3.icache.writebacks::total            16287                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2196                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2196                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2196                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2196                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16319                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16319                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16319                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16319                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    493450499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    493450499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    493450499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    493450499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001424                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001424                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001424                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001424                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 30237.790245                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 30237.790245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 30237.790245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 30237.790245                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16287                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11443662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11443662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18515                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18515                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    556619999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    556619999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11462177                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11462177                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001615                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001615                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 30063.191952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30063.191952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2196                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2196                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16319                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16319                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    493450499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    493450499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 30237.790245                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 30237.790245                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990311                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11135151                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16287                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           683.683367                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        352071000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990311                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999697                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22940673                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22940673                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15364939                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15364939                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15364939                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15364939                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5109495                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5109495                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5109495                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5109495                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 654825440752                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 654825440752                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 654825440752                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 654825440752                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20474434                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20474434                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20474434                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20474434                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.249555                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.249555                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.249555                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.249555                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128158.544191                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128158.544191                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128158.544191                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128158.544191                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9653665                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       194079                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           101917                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2329                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.720851                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.331473                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1336080                       # number of writebacks
system.cpu3.dcache.writebacks::total          1336080                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4130639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4130639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4130639                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4130639                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       978856                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       978856                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       978856                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       978856                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 115188383096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 115188383096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 115188383096                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 115188383096                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047809                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047809                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047809                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047809                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117676.535768                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117676.535768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117676.535768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117676.535768                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1336080                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13048170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13048170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2963426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2963426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 307834757500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 307834757500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16011596                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16011596                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.185080                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.185080                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103877.997122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103877.997122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2403463                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2403463                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       559963                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       559963                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60551458000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60551458000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108134.748189                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108134.748189                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2316769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2316769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2146069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2146069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 346990683252                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 346990683252                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480875                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480875                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 161686.638804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 161686.638804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1727176                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1727176                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418893                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418893                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54636925096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54636925096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093862                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093862                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130431.697584                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130431.697584                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5787000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5787000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.376554                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.376554                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27297.169811                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27297.169811                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.193606                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.193606                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32926.605505                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32926.605505                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1091500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1091500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.448718                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.448718                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6237.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6237.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       958500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       958500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5638.235294                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5638.235294                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       436500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       436500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       399500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       399500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691407                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691407                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358817                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358817                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39580120500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39580120500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050224                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050224                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341658                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341658                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110307.261083                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110307.261083                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358817                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358817                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39221303500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39221303500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341658                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341658                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109307.261083                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109307.261083                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.457223                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17393691                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1337490                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.004726                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        352082500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.457223                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.889288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44388737                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44388737                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    343761923.076923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   553376122.236866                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       133000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1624724000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1167892964000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4468905000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205965351                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205965351                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205965351                       # number of overall hits
system.cpu0.icache.overall_hits::total      205965351                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36731985                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36731985                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36731985                       # number of overall misses
system.cpu0.icache.overall_misses::total     36731985                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479243127999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479243127999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479243127999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479243127999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242697336                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242697336                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242697336                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242697336                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151349                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151349                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151349                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151349                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13047.025038                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13047.025038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13047.025038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13047.025038                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2394                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          496                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34646456                       # number of writebacks
system.cpu0.icache.writebacks::total         34646456                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2085495                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2085495                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2085495                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2085495                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34646490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34646490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34646490                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34646490                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424907925500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424907925500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424907925500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424907925500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142756                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142756                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142756                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142756                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12264.097330                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12264.097330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12264.097330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12264.097330                       # average overall mshr miss latency
system.cpu0.icache.replacements              34646456                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205965351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205965351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36731985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36731985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479243127999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479243127999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242697336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242697336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13047.025038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13047.025038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2085495                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2085495                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34646490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34646490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424907925500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424907925500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12264.097330                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12264.097330                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240611606                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34646456                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.944768                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        520041160                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       520041160                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    478920388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       478920388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    478920388                       # number of overall hits
system.cpu0.dcache.overall_hits::total      478920388                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     48246089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      48246089                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     48246089                       # number of overall misses
system.cpu0.dcache.overall_misses::total     48246089                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1573132544300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1573132544300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1573132544300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1573132544300                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527166477                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527166477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527166477                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527166477                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091520                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091520                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091520                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091520                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32606.426280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32606.426280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32606.426280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32606.426280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23472762                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232135                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           375657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2705                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.484559                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.817006                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30503097                       # number of writebacks
system.cpu0.dcache.writebacks::total         30503097                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18208073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18208073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18208073                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18208073                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30038016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30038016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30038016                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30038016                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 560778758119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 560778758119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 560778758119                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 560778758119                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056980                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18668.967954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18668.967954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18668.967954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18668.967954                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30503097                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    342058339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      342058339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38857030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38857030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 980466628500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 980466628500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    380915369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    380915369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25232.670343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25232.670343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12049540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12049540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26807490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26807490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 433344478000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 433344478000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16165.052304                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16165.052304                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    136862049                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     136862049                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9389059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9389059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 592665915800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 592665915800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.064198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.064198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63123.036696                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63123.036696                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6158533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6158533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3230526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3230526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 127434280119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 127434280119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39446.913635                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39446.913635                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6179.033165                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6179.033165                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1710                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1710                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30246.376812                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30246.376812                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          204                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1673500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1673500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8203.431373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8203.431373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.049951                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.049951                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7284.653465                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7284.653465                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466313                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466313                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52846226000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52846226000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113327.799139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113327.799139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466313                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466313                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52379913000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52379913000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112327.799139                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112327.799139                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996359                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          510014474                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30504111                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.719532                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1086954401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1086954401                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34578184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28223854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              227777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               21107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              222451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              205300                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63513116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34578184                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28223854                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21576                       # number of overall hits
system.l2.overall_hits::.cpu1.data             227777                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              21107                       # number of overall hits
system.l2.overall_hits::.cpu2.data             222451                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12867                       # number of overall hits
system.l2.overall_hits::.cpu3.data             205300                       # number of overall hits
system.l2.overall_hits::total                63513116                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2278762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1320720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1245982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1130708                       # number of demand (read+write) misses
system.l2.demand_misses::total                6063120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68305                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2278762                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9639                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1320720                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5552                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1245982                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3452                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1130708                       # number of overall misses
system.l2.overall_misses::total               6063120                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5985965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 253036960990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    950839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169978979999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    527054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 160486460496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    322191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 149202625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     740491075985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5985965000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 253036960990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    950839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169978979999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    527054000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 160486460496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    322191500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 149202625000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    740491075985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34646489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30502616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1548497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1468433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1336008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69576236                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34646489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30502616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1548497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1468433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1336008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69576236                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.308794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.208260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.848511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.211533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.846333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.308794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.208260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.848511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.211533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.846333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87635.824610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111041.416782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98644.983919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128701.753588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94930.475504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128803.193382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93334.733488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131955.044981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122130.367861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87635.824610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111041.416782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98644.983919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128701.753588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94930.475504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128803.193382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93334.733488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131955.044981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122130.367861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3754602                       # number of writebacks
system.l2.writebacks::total                   3754602                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5013                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5013                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2278275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1319722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1245001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1129848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6058107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2278275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1319722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1245001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1129848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6058107                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5291462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 230224654991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    826825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 156712920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    443561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147972979497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    264535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 137845016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 679581954488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5291462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 230224654991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    826825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 156712920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    443561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147972979497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    264535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 137845016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 679581954488                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.292456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.852260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.188567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.847843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.185428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.845690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.292456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.852260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.188567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.847843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.185428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.845690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087071                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77725.319115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101052.179825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90571.311206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118746.917911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88235.826537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118853.703328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87420.687376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 122003.150866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112177.278230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77725.319115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101052.179825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90571.311206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118746.917911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88235.826537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118853.703328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87420.687376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 122003.150866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112177.278230                       # average overall mshr miss latency
system.l2.replacements                       11774986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8104438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8104438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8104438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8104438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61027644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61027644                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61027644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61027644                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                114                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       484000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.306122                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.338462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.302326                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.511211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1966.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4245.614035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1287000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       307500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       446500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       265000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2306000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.306122                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.338462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.302326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.511211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20109.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20295.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20384.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20228.070175                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.258065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.318182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       595000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1333500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.258065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.318182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20517.241379                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20204.545455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2429990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            81931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            81069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2671943                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1271243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         794237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         695725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3612867                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147503850990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109101333999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 101962193496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  91251894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  449819272985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3701233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       876168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6284810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.343465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.895636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116031.200164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128104.029532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128377.541585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 131160.867440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124504.797156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1271243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       851662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       794237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       695725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3612867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 134791420990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100584713999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94019823496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84294644500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413690602985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.343465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.915160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.906489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.895636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106031.200164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118104.029532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118377.541585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121160.867440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114504.797156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34578184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         21107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34633734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5985965000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    950839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    527054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    322191500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7786049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34646489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34720682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.308794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.208260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.211533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87635.824610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98644.983919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94930.475504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93334.733488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89548.344988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          510                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          426                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1687                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        85261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5291462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    826825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    443561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    264535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6826384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.292456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.188567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.185428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77725.319115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90571.311206                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88235.826537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87420.687376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80064.554720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25793864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       148824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       140520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       124231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26207439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1007519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       469058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       451745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       434983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2363305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105533110000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60877646000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58524267000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57950730500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 282885753500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26801383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       617882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       559214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28570744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.759138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.762741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.777847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104745.528372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129787.032734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129551.554527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133225.276620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119699.215082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          998                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1007032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       468060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       450764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       434123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2359979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  95433234001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  56128206001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53953156001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53550371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 259064967503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.757523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.761085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.776309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94766.833627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119916.690170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119692.690634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123352.993276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109774.268120                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              76                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            79                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.949153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962025                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1095500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       276500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1488500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.949153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962025                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19585.526316                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                   138703358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11774989                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.779489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.455980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.467230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.641565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.243968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.016478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.127301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.017483                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.385024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1121445077                       # Number of tag accesses
system.l2.tags.data_accesses               1121445077                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4356992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     145809600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        584256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84462208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        321728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        193664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72310272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          387718784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4356992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       584256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       321728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       193664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5456640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240294528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240294528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2278275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1319722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1245001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1129848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6058106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3754602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3754602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3716422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124372520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           498358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         72044486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           274427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67965418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           165191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         61679140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330715963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3716422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       498358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       274427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       165191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4654399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204966175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3716422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124372520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          498358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        72044486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          274427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67965418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          165191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        61679140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            535682138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2241348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1316312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1241057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1125599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004379428250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230573                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230573                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12044012                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6058106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3754602                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6058106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3754602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48531                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31554                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            348507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            350570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            354012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            384139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            541379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            432101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            368741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            362603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            418066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           354555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           362003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           342917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           339979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           351351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            233984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            242424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           229724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 314321930250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30047875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            427001461500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52303.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71053.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2058688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1618904                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6058106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3754602                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1752948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1551776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1016993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  511428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  188122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  150171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  177540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  78130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 194837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 232224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 234822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 244832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 243149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 236621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 227189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 228306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6055001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.871268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.858196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.860829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4788528     79.08%     79.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       994231     16.42%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71142      1.17%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34606      0.57%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25021      0.41%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18658      0.31%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15188      0.25%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11948      0.20%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95679      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6055001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.063416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.226365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.417202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230568    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230573                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.569477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214784     93.15%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1478      0.64%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11409      4.95%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2235      0.97%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              532      0.23%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               98      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230573                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              384612800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3105984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238273600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               387718784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240294528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1172361774000                       # Total gap between requests
system.mem_ctrls.avgGap                     119473.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4356928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    143446272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       584256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84243968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       321728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79427648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       193664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     72038336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238273600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3716367.885383689776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122356650.956548646092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 498358.071384868643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71858331.653057202697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 274427.212712425739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67750112.060323253274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 165191.316027014196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 61447184.444379098713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203242365.945629388094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2278275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1319722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1245001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1129848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3754602                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2462812000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 135651660250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    441307250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101518222250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    231036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95913084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    136555000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  90646784250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28352842905250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36176.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59541.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48341.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76923.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45959.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77038.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45127.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     80229.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7551490.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21042065520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11184107880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20474114220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9669329640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92545115520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     216474801780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     267892388160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       639281922720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.294025                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 693407592250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39147680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 439806596750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22190691600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11794620915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22434251280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9764860860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92545115520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     427952154780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      89806196160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       676487891115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.029933                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 228574854250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39147680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 904639334750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7585555619.402985                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49326674507.927795                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 502042627500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155897416000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1016464453000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14360772                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14360772                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14360772                       # number of overall hits
system.cpu1.icache.overall_hits::total       14360772                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37251                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37251                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37251                       # number of overall misses
system.cpu1.icache.overall_misses::total        37251                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1416175500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1416175500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1416175500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1416175500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14398023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14398023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14398023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14398023                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002587                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002587                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002587                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002587                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38017.113635                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38017.113635                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38017.113635                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38017.113635                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31183                       # number of writebacks
system.cpu1.icache.writebacks::total            31183                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6036                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6036                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31215                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31215                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1242495000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1242495000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1242495000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1242495000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002168                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002168                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39804.420951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39804.420951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39804.420951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39804.420951                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31183                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14360772                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14360772                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1416175500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1416175500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14398023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14398023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38017.113635                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38017.113635                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31215                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31215                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1242495000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1242495000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39804.420951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39804.420951                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990581                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13453440                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31183                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           431.435077                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337993000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990581                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28827261                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28827261                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18165425                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18165425                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18165425                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18165425                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5396322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5396322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5396322                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5396322                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 675780709979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 675780709979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 675780709979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 675780709979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23561747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23561747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23561747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23561747                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229029                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229029                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229029                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229029                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125229.871379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125229.871379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125229.871379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125229.871379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9959063                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       184926                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           107848                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2221                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    92.343511                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.262494                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1548406                       # number of writebacks
system.cpu1.dcache.writebacks::total          1548406                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4292610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4292610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4292610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4292610                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1103712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1103712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1103712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1103712                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125629755471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125629755471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125629755471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125629755471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046843                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046843                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046843                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046843                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113824.761778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113824.761778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113824.761778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113824.761778                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1548406                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15254420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15254420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3084404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3084404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 313843551000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 313843551000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18338824                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18338824                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101751.765009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101751.765009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2466029                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2466029                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       618375                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       618375                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63895039000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63895039000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103327.332120                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103327.332120                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2911005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2911005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2311918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2311918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 361937158979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 361937158979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5222923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5222923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442648                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442648                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156552.766568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156552.766568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1826581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1826581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485337                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485337                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61734716471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61734716471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127199.691083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127199.691083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5923000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5923000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.375224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.375224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28339.712919                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28339.712919                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.192101                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.192101                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36406.542056                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36406.542056                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          177                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1017000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1017000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443609                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443609                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5745.762712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5745.762712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5232.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5232.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       370000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       370000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446510                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446510                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50662258500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50662258500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113462.763432                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113462.763432                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446509                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446509                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50215748500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50215748500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425158                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425158                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112463.015303                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112463.015303                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.624184                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20319280                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1550106                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.108316                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338004500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.624184                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.894506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50775978                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50775978                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1172361869000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63294207                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11859040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61472045                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8020384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1045                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           614                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           99                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6288120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6288120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34720682                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28573529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           79                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           79                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103939433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91510468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4647507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4407309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4010120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208737320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4434748416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3904365632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3993472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198201792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3410304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187953920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2086784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    171013632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8905773952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11782484                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240690944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81359171                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75083008     92.29%     92.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5760176      7.08%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85194      0.10%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 357142      0.44%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  73651      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81359171                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139156838462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2207109187                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40297281                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2008221449                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24727922                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45764504701                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51970910128                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2327323500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47146255                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1809864001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783588                       # Number of bytes of host memory used
host_op_rate                                   276968                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8945.13                       # Real time elapsed on the host
host_tick_rate                               71268089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463141667                       # Number of instructions simulated
sim_ops                                    2477512846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.637502                       # Number of seconds simulated
sim_ticks                                637502132000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.260948                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91086765                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100914922                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10682833                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125369633                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9007964                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9224269                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          216305                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170013581                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       138606                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24168                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10122593                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67254817                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9204180                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5846336                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273094190                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274472281                       # Number of instructions committed
system.cpu0.commit.committedOps             277371157                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1219178901                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.934270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1098417977     90.09%     90.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62905556      5.16%     95.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23882566      1.96%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14484322      1.19%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5005827      0.41%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3168116      0.26%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1022324      0.08%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1088033      0.09%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9204180      0.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1219178901                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7470702                       # Number of function calls committed.
system.cpu0.commit.int_insts                263289177                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63644436                       # Number of loads committed
system.cpu0.commit.membars                    4354278                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4355113      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203357356     73.32%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63668132     22.95%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884308      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277371157                       # Class of committed instruction
system.cpu0.commit.refs                      69552978                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274472281                       # Number of Instructions Simulated
system.cpu0.committedOps                    277371157                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.627255                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.627255                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            844059277                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               570465                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76364936                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             594763303                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98943947                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299654403                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10124140                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               501668                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9137166                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170013581                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102399457                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1134536970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1625576                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     693289624                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5421                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        33288                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21379582                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133863                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116653425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100094729                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.545874                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1261918933                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.558270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.956832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               819366206     64.93%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261919547     20.76%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142931717     11.33%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17563657      1.39%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5142039      0.41%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9778742      0.77%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1985846      0.16%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3208579      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22600      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1261918933                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2154                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1408                       # number of floating regfile writes
system.cpu0.idleCycles                        8134350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10726685                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107586333                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.365295                       # Inst execution rate
system.cpu0.iew.exec_refs                   116599163                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7015319                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149941675                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125272430                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3031389                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6814636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9482799                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          549619566                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109583844                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9438149                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            463943798                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1163568                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44265691                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10124140                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46018249                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1018318                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          183352                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          739                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1378                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11376                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61627994                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3574257                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1378                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4831241                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5895444                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339646408                       # num instructions consuming a value
system.cpu0.iew.wb_count                    449588250                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753367                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255878440                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.353992                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     450824722                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               602367806                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340536145                       # number of integer regfile writes
system.cpu0.ipc                              0.216111                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216111                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4361297      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            348968046     73.72%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32484      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82192      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 89      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                866      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112902455     23.85%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7033146      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            590      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473381946                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2371                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4697                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2282                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2727                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1551454                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003277                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 727005     46.86%     46.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    100      0.01%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                796072     51.31%     98.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28168      1.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470569732                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2211117635                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    449585968                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        821866269                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 539232027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473381946                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10387539                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272248412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           888052                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4541203                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130604040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1261918933                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.375129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          988785128     78.36%     78.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147496828     11.69%     90.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84557598      6.70%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22334067      1.77%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9318192      0.74%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5609119      0.44%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2696414      0.21%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             701822      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             419765      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1261918933                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.372726                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6068645                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          984012                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125272430                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9482799                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3369                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1270053283                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4951118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              257506442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205091228                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5772967                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107285797                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48285161                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1171118                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            759306727                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             572549240                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          430307538                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                297523198                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7288220                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10124140                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64779943                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225216315                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2361                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       759304366                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     524699413                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3209951                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30769700                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3209677                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1760432125                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1143975688                       # The number of ROB writes
system.cpu0.timesIdled                         333152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  688                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.937282                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83554591                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91881557                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9123334                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        111050084                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8230031                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8242658                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12627                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152917721                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       129125                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1714                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8892704                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64137074                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9284373                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5797484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      243448468                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259220511                       # Number of instructions committed
system.cpu1.commit.committedOps             262118009                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1071216970                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.244692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.979079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    959467814     89.57%     89.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57055361      5.33%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22506590      2.10%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13673015      1.28%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4541299      0.42%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2623085      0.24%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       983213      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1082220      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9284373      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1071216970                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7079343                       # Number of function calls committed.
system.cpu1.commit.int_insts                248119173                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60526880                       # Number of loads committed
system.cpu1.commit.membars                    4346560                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4346560      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192782915     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             66      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60528594     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4459778      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262118009                       # Class of committed instruction
system.cpu1.commit.refs                      64988372                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259220511                       # Number of Instructions Simulated
system.cpu1.committedOps                    262118009                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.279504                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.279504                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            739457353                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               232681                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71314906                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             542887654                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80727655                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271450146                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8893242                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               215977                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8357074                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152917721                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92693292                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1002217955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1458772                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     623926257                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18247744                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137846                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97543643                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91784622                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.562433                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1108885470                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.570758                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               707209324     63.78%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               235232504     21.21%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               136196129     12.28%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                15045375      1.36%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3225922      0.29%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7601039      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1391316      0.13%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2983102      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     759      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1108885470                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         449841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9477682                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101498843                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.392155                       # Inst execution rate
system.cpu1.iew.exec_refs                   108731366                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5219790                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               99274000                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116127266                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2810278                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4967588                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7356762                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504724408                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103511576                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8535824                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            435031791                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                778600                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             46778929                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8893242                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             47857147                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       962850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10867                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55600386                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2895270                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4270881                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5206801                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                317915250                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421161737                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.758828                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241242990                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.379652                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422468481                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563584077                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319464981                       # number of integer regfile writes
system.cpu1.ipc                              0.233672                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233672                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4347041      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327513687     73.84%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 103      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106475856     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5230832      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443567615                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1512873                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003411                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 749486     49.54%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                763363     50.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440733447                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1998441194                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421161737                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        747330881                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 494895955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443567615                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9828453                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242606399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           907621                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4030969                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107649885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1108885470                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.400012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.903073                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          856227640     77.22%     77.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134248513     12.11%     89.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79266125      7.15%     96.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20744064      1.87%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8872644      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5625950      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2784023      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             701892      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             414619      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1108885470                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.399850                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5789528                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          825400                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116127266                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7356762                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    481                       # number of misc regfile reads
system.cpu1.numCycles                      1109335311                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   165430729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              206001616                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194163476                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3732422                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87882888                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45123582                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               975740                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            692400259                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             524096191                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          394745266                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                270116833                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6844489                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8893242                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59261452                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200581790                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       692400259                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     476729439                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3004000                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26381679                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3005679                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1567496500                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1049133053                       # The number of ROB writes
system.cpu1.timesIdled                           4969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.912354                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               84934869                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            94464070                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          9985650                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106331846                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8162288                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8814923                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          652635                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147664088                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       124380                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1692                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8948218                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61364844                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9425075                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4959754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      219627956                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248957895                       # Number of instructions committed
system.cpu2.commit.committedOps             251436586                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    944197572                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.266297                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.022092                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    835855081     88.53%     88.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57230653      6.06%     94.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20878752      2.21%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12533090      1.33%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4455527      0.47%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2284077      0.24%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       541153      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       994164      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9425075      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    944197572                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6530515                       # Number of function calls committed.
system.cpu2.commit.int_insts                238075627                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58174263                       # Number of loads committed
system.cpu2.commit.membars                    3718364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3718364      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185293704     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58175955     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4248409      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251436586                       # Class of committed instruction
system.cpu2.commit.refs                      62424364                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248957895                       # Number of Instructions Simulated
system.cpu2.committedOps                    251436586                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.933739                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.933739                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            603075965                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1041249                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            71884395                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             517725721                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83666234                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                276477992                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8948704                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               506223                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6659511                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147664088                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 90434049                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    872502214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1505246                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     600616684                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               19972272                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.150780                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          96340056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          93097157                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.613290                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         978828406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.624396                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.969514                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               587633147     60.03%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               232434234     23.75%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               131693194     13.45%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12484748      1.28%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2677045      0.27%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6899239      0.70%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 2354578      0.24%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2647863      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4358      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           978828406                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         506943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9445534                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96398902                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.420813                       # Inst execution rate
system.cpu2.iew.exec_refs                   102572307                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5026859                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               79085820                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108243613                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2184359                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         10487983                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6731177                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          470238181                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97545448                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8244469                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            412117162                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                795279                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             48285738                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8948704                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             49314834                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       949944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10866                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50069350                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2481076                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3761680                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5683854                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                293529513                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398708751                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771123                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226347297                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.407122                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399721831                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534357596                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301718449                       # number of integer regfile writes
system.cpu2.ipc                              0.254211                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.254211                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3718790      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311304451     74.06%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  88      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100298904     23.86%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5039302      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420361631                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1744004                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004149                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 983848     56.41%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                760132     43.59%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418386845                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1822306914                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398708751                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        689039852                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462400641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420361631                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7837540                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      218801595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1011242                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2877786                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     90966772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    978828406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.429454                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.915560                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          735522900     75.14%     75.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130164747     13.30%     88.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78466052      8.02%     96.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18763779      1.92%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7436849      0.76%     99.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5144947      0.53%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2211980      0.23%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             707784      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             409368      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      978828406                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.429232                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5098548                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          781623                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108243613                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6731177                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    426                       # number of misc regfile reads
system.cpu2.numCycles                       979335349                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   295430470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              194287171                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186609954                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3090468                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91626160                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              43587423                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               914669                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            651539973                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             494337667                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          371104596                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                273023109                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6958012                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8948704                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             56757465                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184494642                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       651539973                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     354185797                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2449059                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 24369428                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2450750                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1405835219                       # The number of ROB reads
system.cpu2.rob.rob_writes                  976885839                       # The number of ROB writes
system.cpu2.timesIdled                           5074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.912666                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76096483                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82792162                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7506843                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95823118                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6542849                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6556981                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14132                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132760797                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       127659                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1672                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7313975                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58606892                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11105152                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3784754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212225774                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239576889                       # Number of instructions committed
system.cpu3.commit.committedOps             241467990                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    807046680                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.299200                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.140076                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    713113518     88.36%     88.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46653280      5.78%     94.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17216752      2.13%     96.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11102714      1.38%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3960223      0.49%     98.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2098312      0.26%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       677707      0.08%     98.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1119022      0.14%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11105152      1.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    807046680                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5881858                       # Number of function calls committed.
system.cpu3.commit.int_insts                228986875                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55930892                       # Number of loads committed
system.cpu3.commit.membars                    2836963                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2836963      1.17%      1.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178730821     74.02%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55932564     23.16%     98.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967494      1.64%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        241467990                       # Class of committed instruction
system.cpu3.commit.refs                      59900058                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239576889                       # Number of Instructions Simulated
system.cpu3.committedOps                    241467990                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.506387                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.506387                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            502725311                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               194635                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66522018                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485832447                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71456736                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250630390                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7314565                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               179392                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7508410                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132760797                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79902608                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    748313943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1339736                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     548006242                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15014866                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.158039                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83814036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82639332                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.652350                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         839635412                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.660293                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958626                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               481566944     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               209988952     25.01%     82.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125899057     14.99%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10336625      1.23%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2534868      0.30%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6184546      0.74%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1327706      0.16%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1793989      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2725      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           839635412                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         413928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7829550                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91871608                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.472174                       # Inst execution rate
system.cpu3.iew.exec_refs                    98840076                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4740493                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79850397                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            104141550                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1738755                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4326753                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6322340                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          452952264                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             94099583                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7410411                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            396649712                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1009650                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47564205                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7314565                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48843087                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       931558                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11121                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48210658                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2353174                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           120                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3313730                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4515820                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285918282                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384008599                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.769246                       # average fanout of values written-back
system.cpu3.iew.wb_producers                219941420                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.457126                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     385188822                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               515076270                       # number of integer regfile reads
system.cpu3.int_regfile_writes              291964697                       # number of integer regfile writes
system.cpu3.ipc                              0.285194                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.285194                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2837497      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            299651670     74.16%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  97      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96818183     23.96%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4752580      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404060123                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2184997                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005408                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1424052     65.17%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                760912     34.82%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403407623                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1650999349                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384008599                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        664436622                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 446868040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404060123                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6084224                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211484274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1058694                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2299470                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     89780909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    839635412                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.481233                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.986293                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          612991825     73.01%     73.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118388738     14.10%     87.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72230348      8.60%     95.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18606625      2.22%     97.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7813617      0.93%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5111139      0.61%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3280871      0.39%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             802567      0.10%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             409682      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      839635412                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.480996                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4722557                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          829152                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           104141550                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6322340                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    534                       # number of misc regfile reads
system.cpu3.numCycles                       840049340                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   434717016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              203373686                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179943642                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3287873                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77848831                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43847694                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               902329                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            621865564                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             470186616                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          355742784                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                249428267                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7038824                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7314565                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57180389                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175799142                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       621865564                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     244489674                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1871152                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 24129860                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1872930                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1249631860                       # The number of ROB reads
system.cpu3.rob.rob_writes                  940184788                       # The number of ROB writes
system.cpu3.timesIdled                           4657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27745026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      54664091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2367554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       802162                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30192340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23765405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62210875                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24567567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           27259874                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5157051                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21774604                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15064                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5343                       # Transaction distribution
system.membus.trans_dist::ReadExReq            452148                       # Transaction distribution
system.membus.trans_dist::ReadExResp           452087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      27259875                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     82376052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               82376052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2103616768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2103616768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27732436                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27732436    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27732436                       # Request fanout histogram
system.membus.respLayer1.occupancy       150126537250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81843375539                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    509774489.655172                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1386969781.129267                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5894362500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   489667530000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 147834602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     90427834                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        90427834                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     90427834                       # number of overall hits
system.cpu2.icache.overall_hits::total       90427834                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6215                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6215                       # number of overall misses
system.cpu2.icache.overall_misses::total         6215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    452904500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    452904500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    452904500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    452904500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     90434049                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     90434049                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     90434049                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     90434049                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72872.807723                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72872.807723                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72872.807723                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72872.807723                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1386                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.300000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5813                       # number of writebacks
system.cpu2.icache.writebacks::total             5813                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          402                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          402                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5813                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5813                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5813                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5813                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    425359000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    425359000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    425359000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    425359000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73173.748495                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73173.748495                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73173.748495                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73173.748495                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5813                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     90427834                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       90427834                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    452904500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    452904500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     90434049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     90434049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72872.807723                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72872.807723                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          402                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5813                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5813                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    425359000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    425359000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73173.748495                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73173.748495                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           90826991                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5845                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15539.262789                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        180873911                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       180873911                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77145039                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77145039                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77145039                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77145039                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17489253                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17489253                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17489253                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17489253                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1566175965586                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1566175965586                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1566175965586                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1566175965586                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94634292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94634292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94634292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94634292                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.184809                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.184809                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.184809                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.184809                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89550.763865                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89550.763865                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89550.763865                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89550.763865                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     86351688                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       300543                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1072885                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4176                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.485502                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.969109                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6921813                       # number of writebacks
system.cpu2.dcache.writebacks::total          6921813                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10558349                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10558349                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10558349                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10558349                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6930904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6930904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6930904                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6930904                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 739880225680                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 739880225680                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 739880225680                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 739880225680                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073239                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073239                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073239                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073239                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106750.897961                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106750.897961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106750.897961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106750.897961                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6921812                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75809114                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75809114                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15816041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15816041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1399930960500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1399930960500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91625155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91625155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.172617                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.172617                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88513.361877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88513.361877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8999087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8999087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6816954                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6816954                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 725025774500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 725025774500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074400                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074400                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106356.266230                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106356.266230                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1335925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1335925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1673212                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1673212                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 166245005086                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 166245005086                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3009137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3009137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.556044                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.556044                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99356.808991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99356.808991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1559262                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1559262                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       113950                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       113950                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14854451180                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14854451180                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130359.378499                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130359.378499                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235979                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235979                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3661                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3661                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     76965000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     76965000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.002953                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.002953                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21022.944551                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21022.944551                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          327                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          327                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     68819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     68819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002689                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002689                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20641.721656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20641.721656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237431                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237431                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1773                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1773                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29071500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29071500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1239204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1239204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16396.785110                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16396.785110                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1756                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1756                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     27385500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27385500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001417                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15595.387244                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15595.387244                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       759500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       759500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       689500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       689500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          371                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            371                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1321                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1321                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     84376500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     84376500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1692                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1692                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.780733                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.780733                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63873.202120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63873.202120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1321                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1321                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     83055500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     83055500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.780733                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.780733                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62873.202120                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62873.202120                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.391142                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86571297                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6930705                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.490980                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.391142                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201160329                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201160329                       # Number of data accesses
system.cpu3.numPwrStateTransitions                540                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          271                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    802500357.933579                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2076301410.588125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          271    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7850091500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            271                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   420024535000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 217477597000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79896653                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79896653                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79896653                       # number of overall hits
system.cpu3.icache.overall_hits::total       79896653                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5955                       # number of overall misses
system.cpu3.icache.overall_misses::total         5955                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    389661500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    389661500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    389661500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    389661500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79902608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79902608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79902608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79902608                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000075                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000075                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65434.340890                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65434.340890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65434.340890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65434.340890                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.428571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5537                       # number of writebacks
system.cpu3.icache.writebacks::total             5537                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          418                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5537                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5537                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5537                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5537                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    364914500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    364914500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    364914500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    364914500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65904.731804                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65904.731804                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65904.731804                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65904.731804                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5537                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79896653                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79896653                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    389661500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    389661500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79902608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79902608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65434.340890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65434.340890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          418                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5537                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5537                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    364914500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    364914500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65904.731804                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65904.731804                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80227020                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5569                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14406.001077                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        159810753                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       159810753                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73922872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73922872                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73922872                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73922872                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17586050                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17586050                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17586050                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17586050                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1573416704087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1573416704087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1573416704087                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1573416704087                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91508922                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91508922                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91508922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91508922                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.192179                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.192179                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.192179                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.192179                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89469.591187                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89469.591187                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89469.591187                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89469.591187                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83842328                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       292939                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1048544                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4273                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.960715                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.555816                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6223681                       # number of writebacks
system.cpu3.dcache.writebacks::total          6223681                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     11353935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11353935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     11353935                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11353935                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6232115                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6232115                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6232115                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6232115                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 668961817676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 668961817676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 668961817676                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 668961817676                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068104                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068104                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068104                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068104                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107341.058000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107341.058000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107341.058000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107341.058000                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6223680                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72563836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72563836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15923177                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15923177                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1406238257000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1406238257000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88487013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88487013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179949                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179949                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88313.924853                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88313.924853                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9804809                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9804809                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6118368                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6118368                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 654025746500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 654025746500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106895.457498                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106895.457498                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1359036                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1359036                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1662873                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1662873                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 167178447087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 167178447087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.550272                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.550272                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100535.908086                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100535.908086                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1549126                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1549126                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14936071176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14936071176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131309.583338                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131309.583338                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3672                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3672                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     75104000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     75104000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003882                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003882                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20453.159041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20453.159041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3322                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3322                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     64025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     64025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19273.178808                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19273.178808                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944046                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944046                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001588                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001588                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 17487.683089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17487.683089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1487                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1487                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     24843500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24843500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001573                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 16707.128447                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16707.128447                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       755500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       755500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       691500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       691500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1338                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1338                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     83852996                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     83852996                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1672                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1672                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.800239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.800239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 62670.400598                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 62670.400598                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1338                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1338                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     82514996                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     82514996                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.800239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.800239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 61670.400598                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 61670.400598                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.448431                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82060924                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6232251                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.167140                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.448431                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        193036502                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       193036502                       # Number of data accesses
system.cpu0.numPwrStateTransitions                156                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    31738435.897436                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31913490.417670                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       445500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    146978500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   635026534000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2475598000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101942967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101942967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101942967                       # number of overall hits
system.cpu0.icache.overall_hits::total      101942967                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       456490                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        456490                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       456490                       # number of overall misses
system.cpu0.icache.overall_misses::total       456490                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10410071999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10410071999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10410071999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10410071999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102399457                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102399457                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102399457                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102399457                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004458                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004458                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004458                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004458                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22804.600318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22804.600318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22804.600318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22804.600318                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4539                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.035714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       412090                       # number of writebacks
system.cpu0.icache.writebacks::total           412090                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44396                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44396                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44396                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44396                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       412094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       412094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       412094                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       412094                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9236905499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9236905499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9236905499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9236905499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004024                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22414.559540                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22414.559540                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22414.559540                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22414.559540                       # average overall mshr miss latency
system.cpu0.icache.replacements                412090                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101942967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101942967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       456490                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       456490                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10410071999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10410071999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102399457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102399457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22804.600318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22804.600318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44396                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44396                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       412094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       412094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9236905499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9236905499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22414.559540                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22414.559540                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102355294                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           412126                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           248.359225                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        205211008                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       205211008                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     87954747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        87954747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     87954747                       # number of overall hits
system.cpu0.dcache.overall_hits::total       87954747                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19700097                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19700097                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19700097                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19700097                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1722641818391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1722641818391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1722641818391                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1722641818391                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107654844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107654844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107654844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107654844                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.182993                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.182993                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.182993                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.182993                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87443.316568                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87443.316568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87443.316568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87443.316568                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     94177294                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       235783                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1245362                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3545                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.622425                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.511425                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9561611                       # number of writebacks
system.cpu0.dcache.writebacks::total          9561611                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10131943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10131943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10131943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10131943                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9568154                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9568154                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9568154                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9568154                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 954551419922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 954551419922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 954551419922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 954551419922                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088878                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088878                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088878                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088878                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99763.383817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99763.383817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99763.383817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99763.383817                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9561610                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85350496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85350496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17886341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17886341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1546612865500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1546612865500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103236837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103236837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.173255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.173255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86468.935458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86468.935458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8487144                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8487144                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9399197                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9399197                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 937369950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 937369950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091045                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091045                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99728.726880                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99728.726880                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2604251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2604251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1813756                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1813756                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 176028952891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 176028952891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.410537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.410537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97052.168479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97052.168479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1644799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1644799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       168957                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       168957                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17181469422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17181469422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 101691.373675                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101691.373675                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    130594500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    130594500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14289.801948                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14289.801948                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3464                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3464                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     65670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     65670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18957.852194                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18957.852194                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1554                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1554                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29081000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29081000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1466356                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1466356                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18713.642214                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18713.642214                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     27547000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27547000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001051                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001051                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17876.054510                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17876.054510                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        99500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        99500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2939                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2939                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    113901500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    113901500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.121607                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.121607                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38755.188840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38755.188840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2939                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2939                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110962500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110962500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.121607                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.121607                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37755.188840                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37755.188840                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986857                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100510486                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9568731                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.504056                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986857                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230827429                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230827429                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              362167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1085164                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              711751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              597035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              545570                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3307301                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             362167                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1085164                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1970                       # number of overall hits
system.l2.overall_hits::.cpu1.data             711751                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1713                       # number of overall hits
system.l2.overall_hits::.cpu2.data             597035                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1931                       # number of overall hits
system.l2.overall_hits::.cpu3.data             545570                       # number of overall hits
system.l2.overall_hits::total                 3307301                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             49926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8472856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7224950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6321791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5674696                       # number of demand (read+write) misses
system.l2.demand_misses::total               27755851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            49926                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8472856                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3926                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7224950                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4100                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6321791                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3606                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5674696                       # number of overall misses
system.l2.overall_misses::total              27755851                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4259937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 924198471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    373956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 810867320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    395422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 719761925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    333011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 650743857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3110933901000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4259937500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 924198471000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    373956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 810867320000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    395422500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 719761925500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    333011000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 650743857500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3110933901000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          412093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9558020                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7936701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6918826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6220266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31063152                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         412093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9558020                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7936701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6918826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6220266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31063152                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.121152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.886466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.665875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.910322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.705316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.651255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.912292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893530                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.121152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.886466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.665875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.910322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.705316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.651255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.912292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893530                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85325.031046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109077.561450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95251.146205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112231.547623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96444.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113854.115946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92349.140322                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114674.664070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112082.094006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85325.031046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109077.561450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95251.146205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112231.547623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96444.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113854.115946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92349.140322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114674.664070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112082.094006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5157051                       # number of writebacks
system.l2.writebacks::total                   5157051                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          11064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10977                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           9935                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9719                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43848                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         11064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10977                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          9935                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9719                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43848                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        49856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8461792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7213973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6311856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5664977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27712003                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        49856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8461792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7213973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6311856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5664977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27712003                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3757084001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 838854836119                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    286252500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 738014222616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    302620001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 655989751641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    260545002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 593449060621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2830914372501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3757084001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 838854836119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    286252500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 738014222616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    302620001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 655989751641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    260545002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 593449060621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2830914372501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.120982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.885308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.541723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.573886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.912273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.545241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.910729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.120982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.885308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.541723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.573886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.912273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.545241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.910729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892118                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75358.713114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99134.419295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89621.947401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102303.435654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90713.429556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103929.771471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86301.756211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104757.541049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102154.808965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75358.713114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99134.419295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89621.947401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102303.435654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90713.429556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103929.771471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86301.756211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104757.541049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102154.808965                       # average overall mshr miss latency
system.l2.replacements                       51446676                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5475779                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5475779                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5475779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5475779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24229121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24229121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24229121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24229121                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2921                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1866                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1620                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8438                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3351                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4605                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2714                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2455                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13125                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     79443500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     99698500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     59903500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     52114500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    291160000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5382                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4075                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.622631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.611879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.592576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.602454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.608682                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23707.400776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 21650.054289                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 22072.033898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21227.902240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22183.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              66                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2694                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13059                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     67861498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     93038999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     55332500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     49568998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    265801995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.619844                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.609886                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.588210                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.598528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20342.175659                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20269.934423                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20539.161099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20323.492415                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20353.931771                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           282                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           288                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           250                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1024                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          719                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          774                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          678                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          600                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2771                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9605500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     12062500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9692000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      7239000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     38599000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          923                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1056                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          850                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3795                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.778982                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.732955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.701863                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.705882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.730171                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13359.527121                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15584.625323                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14294.985251                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data        12065                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13929.628293                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            44                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          711                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          764                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          671                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          581                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2727                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14622498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15578999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13483500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12739997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     56424994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.770314                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.723485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.694617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.683529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.718577                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20566.101266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20391.359948                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20094.634873                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21927.705680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20691.233590                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46911                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         126918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         108392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              452108                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16363843500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14366941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14620862000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14709436500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60061083500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            499019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.762366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.979185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.977035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.977473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 128932.409115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132493.581408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134924.854424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135705.923869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132846.761172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       126918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       108392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         452107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15094663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13282591500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13537232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13625516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55540003500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.762366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.979176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.977035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.977473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118932.409115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122494.711068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124924.854424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125705.923869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122847.032893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        362167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        49926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4259937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    373956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    395422500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    333011000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5362327000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       412093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         429339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.121152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.665875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.705316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.651255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.143379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85325.031046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95251.146205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96444.512195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92349.140322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87110.156275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          587                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        49856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3757084001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    286252500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    302620001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    260545002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4606501504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.120982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.541723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.573886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.545241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.138364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75358.713114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89621.947401                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90713.429556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86301.756211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77544.003097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1045603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       709446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       594488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       543072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2892609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8345938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7116515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6213428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5566304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27242185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 907834627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 796500378500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 705141063500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 636034421000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3045510490500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9391541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7825961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6807916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6109376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30134794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.909347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.912677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.911108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108775.625640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111922.813133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113486.639501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114265.124758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111793.914126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10976                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         9935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8334874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7105539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6203493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5556585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     27200491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 823760172619                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 724731631116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 642452519641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 579823544121                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2770767867497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.887487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.907945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.911218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.909518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98832.948479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101995.306917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103563.028062                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104348.902090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101864.626910                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                73                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               6                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           79                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            79                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.075949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.075949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       117000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       117000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.075949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.075949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                    60744547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51446813                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.180725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.874329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.307193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.798477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.723782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.676952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.601705                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.231226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.136309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.104327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.087527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 537796141                       # Number of tag accesses
system.l2.tags.data_accesses                537796141                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3190720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     541554304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        204416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     461692544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     403958528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        193216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     362558272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1773565504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3190720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       204416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       213504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       193216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3801856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330051264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330051264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          49855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8461786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7213946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6311852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5664973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27711961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5157051                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5157051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5005034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        849494106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           320651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        724221176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           334907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        633658317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           303083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        568716956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2782054232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5005034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       320651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       334907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       303083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5963676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      517725742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            517725742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      517725742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5005034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       849494106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          320651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       724221176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          334907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       633658317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          303083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       568716956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3299779973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5147881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     49856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8415937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7196169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6292494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5647460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000582556250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45616251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4849739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27711962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5157051                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27711962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5157051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100497                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1644268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1636635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1602500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1561862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1607738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2111038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1916521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1851994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1857189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2126382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1879430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1789079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1521352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1525263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1480682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1499532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            329971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1164519060000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               138057325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1682234028750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42175.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60925.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6445379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3199951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27711962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5157051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3760915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4985618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4873374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4186011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3314216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2439637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1665756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1060556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  629971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  353739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 189597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 101223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  32740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 243131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 307381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 346521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 347063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 360441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 346595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 333529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     23114018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.706725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.222411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    93.709916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18720293     80.99%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3536014     15.30%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       444009      1.92%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144732      0.63%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72597      0.31%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44900      0.19%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29544      0.13%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19266      0.08%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102663      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     23114018                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.372322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.572309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          95993     30.03%     30.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         83628     26.16%     56.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         26585      8.32%     64.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        38734     12.12%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        30124      9.42%     86.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        14976      4.68%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         8025      2.51%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         5184      1.62%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3873      1.21%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2942      0.92%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2463      0.77%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2126      0.67%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1811      0.57%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1317      0.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          947      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          496      0.16%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          252      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          120      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           47      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.521393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           304841     95.36%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3594      1.12%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6756      2.11%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2853      0.89%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1075      0.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              394      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              115      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1767133760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6431808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329464768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1773565568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330051264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2771.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       516.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2782.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    517.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  637502203500                       # Total gap between requests
system.mem_ctrls.avgGap                      19395.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3190784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    538619968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       204416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    460554816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       213504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    402719616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       193216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    361437440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329464768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5005134.633808565326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 844891241.869603633881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 320651.476660473330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 722436511.004483938217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 334907.115259655286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 631714932.052964448929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 303082.907964298385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 566958794.108001470566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 516805750.855120241642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        49856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8461786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7213946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6311852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5664973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5157051                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1695879750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 488276790750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    151970750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 438853373750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    162357500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 394331066750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    133695750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 358628893750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15947664439750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34015.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57703.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47580.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60834.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48668.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62474.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44284.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63306.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3092399.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81815232240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43485827220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         97667410260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13228038540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50323650000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288967909650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1459420800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       576947488710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        905.012642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1441998000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21287500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 614772634000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          83218877700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44231871090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         99478442700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13643931600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50323650000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287743877970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2490184320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       581130835380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        911.574732                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4132116000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21287500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 612082516000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                570                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    289631536.713287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   713866322.393012                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          286    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2915684000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   554667512500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  82834619500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92687036                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92687036                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92687036                       # number of overall hits
system.cpu1.icache.overall_hits::total       92687036                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6256                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6256                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6256                       # number of overall misses
system.cpu1.icache.overall_misses::total         6256                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    432893000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    432893000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    432893000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    432893000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92693292                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92693292                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92693292                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92693292                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69196.451407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69196.451407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69196.451407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69196.451407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          634                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    90.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5896                       # number of writebacks
system.cpu1.icache.writebacks::total             5896                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          360                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5896                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5896                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    406913500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    406913500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    406913500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    406913500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69015.179783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69015.179783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69015.179783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69015.179783                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5896                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92687036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92687036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    432893000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    432893000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92693292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92693292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69196.451407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69196.451407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    406913500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    406913500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69015.179783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69015.179783                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93631479                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5928                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15794.783907                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185392480                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185392480                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82472038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82472038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82472038                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82472038                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17908219                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17908219                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17908219                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17908219                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1601425271702                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1601425271702                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1601425271702                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1601425271702                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100380257                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100380257                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100380257                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100380257                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178404                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89424.038856                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89424.038856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89424.038856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89424.038856                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88374928                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       241064                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1110080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3536                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.611314                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.174208                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7939059                       # number of writebacks
system.cpu1.dcache.writebacks::total          7939059                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9960615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9960615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9960615                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9960615                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7947604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7947604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7947604                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7947604                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 834259764811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 834259764811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 834259764811                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 834259764811                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079175                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104969.971429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104969.971429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104969.971429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104969.971429                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7939059                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81121232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81121232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16247976                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16247976                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1437970032500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1437970032500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97369208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97369208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88501.486739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88501.486739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8417176                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8417176                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7830800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7830800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 819585870000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 819585870000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104661.831486                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104661.831486                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1350806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1350806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1660243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1660243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 163455239202                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 163455239202                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3011049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3011049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.551384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.551384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98452.599530                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98452.599530                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1543439                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1543439                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116804                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116804                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14673894811                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14673894811                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125628.358712                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125628.358712                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1445317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1445317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3826                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3826                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     80465000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     80465000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002640                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002640                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21031.102980                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21031.102980                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3499                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3499                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     69772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     69772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19940.554444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19940.554444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1446855                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1446855                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1820                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1820                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32073000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32073000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1448675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1448675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001256                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001256                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17622.527473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17622.527473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1803                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1803                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     30344000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     30344000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16829.728231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16829.728231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       896000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       896000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       822000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       822000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1345                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1345                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     84100497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     84100497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1714                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1714                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.784714                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.784714                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 62528.250558                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 62528.250558                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1345                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1345                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     82755497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     82755497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.784714                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.784714                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 61528.250558                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 61528.250558                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937013                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93342748                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7944634                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.749156                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937013                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214504184                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214504184                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 637502132000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30605032                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10632830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25599700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46289625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23476                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6372                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        429341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30175693                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           79                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           79                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1236277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28702125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23838623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20783535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18687165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93299463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52747648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1223656000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016048384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       744064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885800576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       708736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    796412224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3976872320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51493483                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332759552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82582072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.596236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56550723     68.48%     68.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24315740     29.44%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 513702      0.62%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 833661      1.01%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 368246      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82582072                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62181003326                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10411003853                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9111023                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9362450585                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8611225                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14369271595                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         618299134                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11934261155                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9215002                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
