INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:58:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 init9/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer8/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.155ns (22.801%)  route 3.911ns (77.199%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1202, unset)         0.508     0.508    init9/control/clk
    SLICE_X37Y77         FDSE                                         r  init9/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  init9/control/fullReg_reg/Q
                         net (fo=41, routed)          0.458     1.182    mem_controller4/read_arbiter/data/fullReg_1
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.043     1.225 f  mem_controller4/read_arbiter/data/Memory[0][31]_i_5/O
                         net (fo=17, routed)          0.407     1.631    buffer56/fifo/init9_outs_valid
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.674 f  buffer56/fifo/fullReg_i_5__2/O
                         net (fo=1, routed)           0.225     1.899    init0/control/fullReg_reg_3
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.043     1.942 f  init0/control/fullReg_i_3/O
                         net (fo=36, routed)          0.391     2.333    init11/control/p_2_in
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.043     2.376 r  init11/control/Memory[0][0]_i_36/O
                         net (fo=1, routed)           0.455     2.831    cmpi4/Memory_reg[0][0]_i_7_6
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.043     2.874 r  cmpi4/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.000     2.874    cmpi4/Memory[0][0]_i_20_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.061 r  cmpi4/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.061    cmpi4/Memory_reg[0][0]_i_7_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.110 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.217 f  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.302     3.519    buffer48/fifo/result[0]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.123     3.642 f  buffer48/fifo/transmitValue_i_4__15/O
                         net (fo=2, routed)           0.167     3.809    buffer29/fifo/Empty_reg_5
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.043     3.852 f  buffer29/fifo/transmitValue_i_2__15/O
                         net (fo=6, routed)           0.237     4.089    buffer48/fifo/buffer48_outs_ready
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.043     4.132 r  buffer48/fifo/transmitValue_i_3__13/O
                         net (fo=6, routed)           0.236     4.368    buffer35/fifo/anyBlockStop
    SLICE_X30Y80         LUT6 (Prop_lut6_I3_O)        0.043     4.411 f  buffer35/fifo/transmitValue_i_2__14/O
                         net (fo=5, routed)           0.097     4.508    fork6/control/generateBlocks[12].regblock/buffer35_outs_ready
    SLICE_X30Y80         LUT6 (Prop_lut6_I4_O)        0.043     4.551 r  fork6/control/generateBlocks[12].regblock/fullReg_i_8__0/O
                         net (fo=1, routed)           0.489     5.039    fork6/control/generateBlocks[10].regblock/transmitValue_reg_1
    SLICE_X30Y82         LUT6 (Prop_lut6_I3_O)        0.043     5.082 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.185     5.268    buffer7/control/dataReg_reg[0]
    SLICE_X29Y81         LUT6 (Prop_lut6_I2_O)        0.043     5.311 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.263     5.574    buffer8/E[0]
    SLICE_X31Y80         FDRE                                         r  buffer8/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1202, unset)         0.483     4.683    buffer8/clk
    SLICE_X31Y80         FDRE                                         r  buffer8/dataReg_reg[11]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X31Y80         FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer8/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -1.120    




