{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753317094571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753317094571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:31:34 2025 " "Processing started: Wed Jul 23 21:31:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753317094571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317094571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317094571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753317094870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753317094870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ULA_CTRL.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_simples_tb " "Found entity 1: teste_simples_tb" {  } { { "teste.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753317101106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753317101125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "MIPS.v" "PC_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:PC_adder_inst " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:PC_adder_inst\"" {  } { { "MIPS.v" "PC_adder_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memory_inst " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memory_inst\"" {  } { { "MIPS.v" "instruction_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101127 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(12) " "Net \"memoria_ROM.data_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753317101130 "|MIPS|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(12) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753317101130 "|MIPS|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(12) " "Net \"memoria_ROM.we_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753317101130 "|MIPS|i_mem:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:control_unit_inst " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:control_unit_inst\"" {  } { { "MIPS.v" "control_unit_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_file_inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_file_inst\"" {  } { { "MIPS.v" "reg_file_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:sign_extender_inst " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:sign_extender_inst\"" {  } { { "MIPS.v" "sign_extender_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_alu_src " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_alu_src\"" {  } { { "MIPS.v" "mux_alu_src" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_control_inst " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_control_inst\"" {  } { { "MIPS.v" "ula_control_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu_inst\"" {  } { { "MIPS.v" "alu_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:data_memory_inst " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:data_memory_inst\"" {  } { { "MIPS.v" "data_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left_branch_inst " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left_branch_inst\"" {  } { { "MIPS.v" "shift_left_branch_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101146 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:instruction_memory_inst\|memoria_ROM " "RAM logic \"i_mem:instruction_memory_inst\|memoria_ROM\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753317101422 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753317101422 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/db/MIPS.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/db/MIPS.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1753317101440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[0\] GND " "Pin \"current_PC\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|current_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[1\] GND " "Pin \"current_PC\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|current_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[0\] GND " "Pin \"ULA_result\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[1\] GND " "Pin \"ULA_result\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[2\] GND " "Pin \"ULA_result\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[3\] GND " "Pin \"ULA_result\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[4\] GND " "Pin \"ULA_result\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[5\] GND " "Pin \"ULA_result\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[6\] GND " "Pin \"ULA_result\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[7\] GND " "Pin \"ULA_result\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[8\] GND " "Pin \"ULA_result\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[9\] GND " "Pin \"ULA_result\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[10\] GND " "Pin \"ULA_result\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[11\] GND " "Pin \"ULA_result\[11\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[12\] GND " "Pin \"ULA_result\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[13\] GND " "Pin \"ULA_result\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[14\] GND " "Pin \"ULA_result\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[15\] GND " "Pin \"ULA_result\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[16\] GND " "Pin \"ULA_result\[16\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[17\] GND " "Pin \"ULA_result\[17\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[18\] GND " "Pin \"ULA_result\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[19\] GND " "Pin \"ULA_result\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[20\] GND " "Pin \"ULA_result\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[21\] GND " "Pin \"ULA_result\[21\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[22\] GND " "Pin \"ULA_result\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[23\] GND " "Pin \"ULA_result\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[24\] GND " "Pin \"ULA_result\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[25\] GND " "Pin \"ULA_result\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[26\] GND " "Pin \"ULA_result\[26\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[27\] GND " "Pin \"ULA_result\[27\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[28\] GND " "Pin \"ULA_result\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[29\] GND " "Pin \"ULA_result\[29\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[30\] GND " "Pin \"ULA_result\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_result\[31\] GND " "Pin \"ULA_result\[31\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|ULA_result[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[0\] GND " "Pin \"d_mem_out\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[1\] GND " "Pin \"d_mem_out\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[2\] GND " "Pin \"d_mem_out\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[3\] GND " "Pin \"d_mem_out\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[4\] GND " "Pin \"d_mem_out\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[5\] GND " "Pin \"d_mem_out\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[6\] GND " "Pin \"d_mem_out\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[7\] GND " "Pin \"d_mem_out\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[8\] GND " "Pin \"d_mem_out\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[9\] GND " "Pin \"d_mem_out\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[10\] GND " "Pin \"d_mem_out\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[11\] GND " "Pin \"d_mem_out\[11\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[12\] GND " "Pin \"d_mem_out\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[13\] GND " "Pin \"d_mem_out\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[14\] GND " "Pin \"d_mem_out\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[15\] GND " "Pin \"d_mem_out\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[16\] GND " "Pin \"d_mem_out\[16\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[17\] GND " "Pin \"d_mem_out\[17\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[18\] GND " "Pin \"d_mem_out\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[19\] GND " "Pin \"d_mem_out\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[20\] GND " "Pin \"d_mem_out\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[21\] GND " "Pin \"d_mem_out\[21\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[22\] GND " "Pin \"d_mem_out\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[23\] GND " "Pin \"d_mem_out\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[24\] GND " "Pin \"d_mem_out\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[25\] GND " "Pin \"d_mem_out\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[26\] GND " "Pin \"d_mem_out\[26\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[27\] GND " "Pin \"d_mem_out\[27\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[28\] GND " "Pin \"d_mem_out\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[29\] GND " "Pin \"d_mem_out\[29\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[30\] GND " "Pin \"d_mem_out\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[31\] GND " "Pin \"d_mem_out\[31\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753317101553 "|MIPS|d_mem_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753317101553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "960 " "960 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753317101558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753317101820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753317101820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753317101852 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753317101852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753317101852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753317101852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753317101866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:31:41 2025 " "Processing ended: Wed Jul 23 21:31:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753317101866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753317101866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753317101866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753317101866 ""}
