<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPULegalizerInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPULegalizerInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPULegalizerInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPULegalizerInfo ---------------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file declares the targeting of the Machinelegalizer class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerInfo_8h.html">llvm/CodeGen/GlobalISel/LegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>GCNTargetMachine;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>LLVMContext;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/// This class provides the information for the target register banks.</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html">   28</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">AMDGPULegalizerInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>);</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af33ba3bc875edb241e2b38b5b179f98c">legalizeCustom</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                      <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer) <span class="keyword">const override</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a>(<span class="keywordtype">unsigned</span> AddrSpace,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">legalizeAddrSpaceCast</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">legalizeFrint</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">legalizeFceil</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">legalizeIntrinsicTrunc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d">legalizeMinNumMaxNum</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                            <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">legalizeExtractVectorElt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">legalizeInsertVectorElt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">legalizeSinCos</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">buildPCRelGlobalAddress</a>(</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> GAFlags = <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">legalizeGlobalValue</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862">legalizeLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                    <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">legalizeFMad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">legalizeAtomicCmpXChg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e">getLiveInRegister</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                             <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">loadInputValue</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">legalizeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">legalizeFDIV16</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">legalizeFDIV32</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">legalizeFDIV64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">legalizeFastUnsafeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">legalizeFDIVFastIntrin</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">legalizeImplicitArgPtr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keywordtype">unsigned</span> AddrSpace) <span class="keyword">const</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc">handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                          <a class="code" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">legalizeRawBufferStore</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaace8042504087b6eb18da4eb3fa7a07">legalizeIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B) <span class="keyword">const override</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <span class="comment">// End llvm namespace.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af37035ab1f0a4031d2f1c21fc7d21714"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">llvm::AMDGPULegalizerInfo::loadInputValue</a></div><div class="ttdeci">bool loadInputValue(Register DstReg, MachineIRBuilder &amp;B, const ArgDescriptor *Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01841">AMDGPULegalizerInfo.cpp:1841</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_ae468aab9eee24365f029a78836e6435d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">llvm::AMDGPULegalizerInfo::legalizeFceil</a></div><div class="ttdeci">bool legalizeFceil(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01383">AMDGPULegalizerInfo.cpp:1383</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a2fd97f50411bc650c7f9f6e3118147f4"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">llvm::AMDGPULegalizerInfo::getSegmentAperture</a></div><div class="ttdeci">Register getSegmentAperture(unsigned AddrSpace, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01180">AMDGPULegalizerInfo.cpp:1180</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a762e3485a3d139ec7ed9d30a7f38f74d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt</a></div><div class="ttdeci">bool legalizeInsertVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01559">AMDGPULegalizerInfo.cpp:1559</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aaace8042504087b6eb18da4eb3fa7a07"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaace8042504087b6eb18da4eb3fa7a07">llvm::AMDGPULegalizerInfo::legalizeIntrinsic</a></div><div class="ttdeci">bool legalizeIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const override</div><div class="ttdoc">Return true if MI is either legal or has been legalized and false if not legal. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02348">AMDGPULegalizerInfo.cpp:2348</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00094">AMDGPUTargetMachine.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af33ba3bc875edb241e2b38b5b179f98c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af33ba3bc875edb241e2b38b5b179f98c">llvm::AMDGPULegalizerInfo::legalizeCustom</a></div><div class="ttdeci">bool legalizeCustom(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01134">AMDGPULegalizerInfo.cpp:1134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_afbaaba2b6c6ba0be4a611f40fc37bfa7"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore</a></div><div class="ttdeci">bool legalizeRawBufferStore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02315">AMDGPULegalizerInfo.cpp:2315</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a1a1ef8cdc87d83bb4e114e897e86d58c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace</a></div><div class="ttdeci">bool legalizeIsAddrSpace(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned AddrSpace) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02280">AMDGPULegalizerInfo.cpp:2280</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a805950c6af7deaddb2d8fbcaf4ea011b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast</a></div><div class="ttdeci">bool legalizeAddrSpaceCast(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01250">AMDGPULegalizerInfo.cpp:1250</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a0fa874fefbe1c4872c621d36dd097862"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862">llvm::AMDGPULegalizerInfo::legalizeLoad</a></div><div class="ttdeci">bool legalizeLoad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01744">AMDGPULegalizerInfo.cpp:1744</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4d70ea4dd7894d2a932fc242b4acd8cc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc">llvm::AMDGPULegalizerInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02293">AMDGPULegalizerInfo.cpp:2293</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_abb023d557c720f8730e0c266c1cd0f9c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">llvm::AMDGPULegalizerInfo::legalizeITOFP</a></div><div class="ttdeci">bool legalizeITOFP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01474">AMDGPULegalizerInfo.cpp:1474</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a771fbba1c350af2d7f1049359669f38d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum</a></div><div class="ttdeci">bool legalizeMinNumMaxNum(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01506">AMDGPULegalizerInfo.cpp:1506</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aa71647a93d5e73c28332b6e52407979c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01936">AMDGPULegalizerInfo.cpp:1936</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a0e7378d479179ae1df0b61b83c637a4d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc</a></div><div class="ttdeci">bool legalizeIntrinsicTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01428">AMDGPULegalizerInfo.cpp:1428</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a22a60a10a1cda01d7cef79f4634984dc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg</a></div><div class="ttdeci">bool legalizeAtomicCmpXChg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01779">AMDGPULegalizerInfo.cpp:1779</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a30fc420ff83b1e2c4ab42e86d9071e34"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">llvm::AMDGPULegalizerInfo::legalizeFDIV64</a></div><div class="ttdeci">bool legalizeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02129">AMDGPULegalizerInfo.cpp:2129</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4f3b6abeaf9c509c93062f2246a0f40b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">llvm::AMDGPULegalizerInfo::legalizeFDIV</a></div><div class="ttdeci">bool legalizeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01913">AMDGPULegalizerInfo.cpp:1913</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6f737d47e92bb08927c272b12fba32d8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin</a></div><div class="ttdeci">bool legalizeFDIVFastIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02210">AMDGPULegalizerInfo.cpp:2210</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes. ...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin</a></div><div class="ttdeci">bool legalizePreloadedArgIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01888">AMDGPULegalizerInfo.cpp:1888</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aaac467545afeead836946e5842563fea"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">llvm::AMDGPULegalizerInfo::legalizeSinCos</a></div><div class="ttdeci">bool legalizeSinCos(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01589">AMDGPULegalizerInfo.cpp:1589</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af8d9f6059c6af29cbb46c89ac4036e9e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress</a></div><div class="ttdeci">bool buildPCRelGlobalAddress(Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV, unsigned Offset, unsigned GAFlags=SIInstrInfo::MO_NONE) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01618">AMDGPULegalizerInfo.cpp:1618</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a8bc1455f0ec29a33f76adecf8e668af8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr</a></div><div class="ttdeci">bool legalizeImplicitArgPtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02246">AMDGPULegalizerInfo.cpp:2246</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a44a4d4c034685aa34a4e8f62b0976e6c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo</a></div><div class="ttdeci">AMDGPULegalizerInfo(const GCNSubtarget &amp;ST, const GCNTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00163">AMDGPULegalizerInfo.cpp:163</a></div></div>
<div class="ttc" id="LegalizerInfo_8h_html"><div class="ttname"><a href="LegalizerInfo_8h.html">LegalizerInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00150">SIInstrInfo.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6f7197d20955f93cdb3d88403ce7c040"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">llvm::AMDGPULegalizerInfo::legalizeFrint</a></div><div class="ttdeci">bool legalizeFrint(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01356">AMDGPULegalizerInfo.cpp:1356</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8h_source.html#l00028">AMDGPULegalizerInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a464ac3e6051fb78eb3ee985975d17cb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">llvm::AMDGPULegalizerInfo::legalizeFDIV32</a></div><div class="ttdeci">bool legalizeFDIV32(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02062">AMDGPULegalizerInfo.cpp:2062</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00929">LegalizerInfo.h:929</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aec28181fa8c84646c097212f19e379f1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt</a></div><div class="ttdeci">bool legalizeExtractVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01530">AMDGPULegalizerInfo.cpp:1530</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6451bf061f754edbcd6043a20bfc663c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">llvm::AMDGPULegalizerInfo::legalizeFDIV16</a></div><div class="ttdeci">bool legalizeFDIV16(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01997">AMDGPULegalizerInfo.cpp:1997</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4774d239d20e55380840e775aed66efc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">llvm::AMDGPULegalizerInfo::legalizeFMad</a></div><div class="ttdeci">bool legalizeFMad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01756">AMDGPULegalizerInfo.cpp:1756</a></div></div>
<div class="ttc" id="AMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a04975f118b224e8cd322d1aa86f2ceb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">llvm::AMDGPULegalizerInfo::legalizeGlobalValue</a></div><div class="ttdeci">bool legalizeGlobalValue(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01674">AMDGPULegalizerInfo.cpp:1674</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a182c705733c050fc0349f2e95fa2883e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e">llvm::AMDGPULegalizerInfo::getLiveInRegister</a></div><div class="ttdeci">Register getLiveInRegister(MachineRegisterInfo &amp;MRI, Register Reg, LLT Ty) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01830">AMDGPULegalizerInfo.cpp:1830</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
