
####################################################################################
# Generated by Vivado 2019.1 built on 'Fri May 24 14:47:09 MDT 2019' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ./outLoopback/proj_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'Nexys4_UART.xdc'
####################################################################################

# Clock signal
#Bank = 35, Pin name = IO_L12P_T1_MRCC_35,					Sch name = CLK100MHZ
set_property PACKAGE_PIN E3 [get_ports CLOCK_Y3]
set_property IOSTANDARD LVCMOS33 [get_ports CLOCK_Y3]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLOCK_Y3]



# # LEDs
# #Bank = 34, Pin name = IO_L24N_T3_34,						Sch name = LED0
# set_property PACKAGE_PIN T8 [get_ports {led[0]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
# #Bank = 34, Pin name = IO_L21N_T3_DQS_34,					Sch name = LED1
# set_property PACKAGE_PIN V9 [get_ports {led[1]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
# #Bank = 34, Pin name = IO_L24P_T3_34,						Sch name = LED2
# set_property PACKAGE_PIN R8 [get_ports {led[2]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
# #Bank = 34, Pin name = IO_L23N_T3_34,						Sch name = LED3
# set_property PACKAGE_PIN T6 [get_ports {led[3]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
# #Bank = 34, Pin name = IO_L12P_T1_MRCC_34,					Sch name = LED4
# set_property PACKAGE_PIN T5 [get_ports {led[4]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
# #Bank = 34, Pin name = IO_L12N_T1_MRCC_34,					Sch	name = LED5
# set_property PACKAGE_PIN T4 [get_ports {led[5]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
# #Bank = 34, Pin name = IO_L22P_T3_34,						Sch name = LED6
# set_property PACKAGE_PIN U7 [get_ports {led[6]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
# #Bank = 34, Pin name = IO_L22N_T3_34,						Sch name = LED7
# set_property PACKAGE_PIN U6 [get_ports {led[7]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
# #Bank = 34, Pin name = IO_L10N_T1_34,						Sch name = LED8
# set_property PACKAGE_PIN V4 [get_ports {led[8]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
# #Bank = 34, Pin name = IO_L8N_T1_34,						Sch name = LED9
# set_property PACKAGE_PIN U3 [get_ports {led[9]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
# #Bank = 34, Pin name = IO_L7N_T1_34,						Sch name = LED10
# set_property PACKAGE_PIN V1 [get_ports {led[10]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
# #Bank = 34, Pin name = IO_L17P_T2_34,						Sch name = LED11
# set_property PACKAGE_PIN R1 [get_ports {led[11]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
# #Bank = 34, Pin name = IO_L13N_T2_MRCC_34,					Sch name = LED12
# set_property PACKAGE_PIN P5 [get_ports {led[12]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
# #Bank = 34, Pin name = IO_L7P_T1_34,						Sch name = LED13
# set_property PACKAGE_PIN U1 [get_ports {led[13]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
# #Bank = 34, Pin name = IO_L15N_T2_DQS_34,					Sch name = LED14
# set_property PACKAGE_PIN R2 [get_ports {led[14]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
# #Bank = 34, Pin name = IO_L15P_T2_DQS_34,					Sch name = LED15
# set_property PACKAGE_PIN P2 [get_ports {led[15]}]
# 	set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]

#USB-RS232 Interface
#Bank = 35, Pin name = IO_L7P_T1_AD6P_35,					Sch name = UART_TXD_IN
set_property PACKAGE_PIN C4 [get_ports USB_RS232_RXD]
set_property IOSTANDARD LVCMOS33 [get_ports USB_RS232_RXD]
#Bank = 35, Pin name = IO_L11N_T1_SRCC_35,					Sch name = UART_RXD_OUT
set_property PACKAGE_PIN D4 [get_ports USB_RS232_TXD]
set_property IOSTANDARD LVCMOS33 [get_ports USB_RS232_TXD]
##Bank = 35, Pin name = IO_L12N_T1_MRCC_35,					Sch name = UART_CTS
#set_property PACKAGE_PIN D3 [get_ports RsCts]
#set_property IOSTANDARD LVCMOS33 [get_ports RsCts]
##Bank = 35, Pin name = IO_L5N_T0_AD13N_35,					Sch name = UART_RTS
#set_property PACKAGE_PIN E5 [get_ports RsRts]
#set_property IOSTANDARD LVCMOS33 [get_ports RsRts]

#Buttons
#Bank = 14, Pin name = IO_L21P_T3_DQS_14,					Sch name = BTND
set_property PACKAGE_PIN V10 [get_ports USER_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports USER_RESET]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]

set_property CFGBVS Vcco [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]


# Vivado Generated physical constraints 

set_property BEL INBUF_EN [get_cells CLOCK_Y3_IBUF_inst]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[0]_i_1}]
set_property BEL B5LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[0]_i_2}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_2}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_3}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]_CE_cooolgate_en_gate_25}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[1]}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[0]_i_1}]
set_property BEL B5LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[0]_i_2}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[1]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_2}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_3}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[0]}]
set_property BEL D6LUT [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[0]_CE_cooolgate_en_gate_21}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[1]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[2]}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[0]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[1]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[2]_i_1}]
set_property BEL B5LUT [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[3]_i_1}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[1]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[2]}]
set_property BEL B5FF [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[3]}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[0]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[1]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[2]_i_1}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[3]_i_1}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[4]_i_1}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[5]_i_1}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[0]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[1]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[2]}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[3]}]
set_property BEL B5FF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[4]}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[5]}]
set_property BEL D6LUT [get_cells LOOPBACK_inst1/UART_inst1/oversample_baud_tick]
set_property BEL CFF [get_cells LOOPBACK_inst1/UART_inst1/oversample_baud_tick_reg]
set_property BEL A6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_data_in_stb_i_1]
set_property BEL A5LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_data_out_ack_i_1]
set_property BEL A6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_i_1]
set_property BEL AFF [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_reg]
set_property BEL B6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_reg_CE_cooolgate_en_gate_33]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[0]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[1]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[2]_i_1}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[0]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[1]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[2]}]
set_property BEL D6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block[7]_i_1}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block[7]_i_2}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[0]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[1]}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[2]}]
set_property BEL DFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[3]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[4]}]
set_property BEL B5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[5]}]
set_property BEL C5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[6]}]
set_property BEL D5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[7]}]
set_property BEL A6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_in_ack_i_1]
set_property BEL AFF [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_in_ack_reg]
set_property BEL B6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_1]
set_property BEL A5LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_2]
set_property BEL A5LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_3]
set_property BEL A6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_4]
set_property BEL BFF [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_reg]
set_property BEL C6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_reg_CE_cooolgate_en_gate_39]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter[0]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter[1]_i_1}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[0]}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[0]_CE_cooolgate_en_gate_28}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[1]}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock[3]_i_1}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock[3]_i_2}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[0]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[1]}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[2]}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[3]}]
set_property BEL B5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[0]_i_1}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[1]_i_1}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[2]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[2]_i_2}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[0]}]
set_property BEL D6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[0]_CE_cooolgate_en_gate_17}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[1]}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[2]}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[0]_i_1}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[1]_i_1}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[2]_i_1}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[3]_i_1}]
set_property BEL B5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[4]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[5]_i_1}]
set_property BEL C6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_1}]
set_property BEL A5LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_2}]
set_property BEL A6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[7]_i_1}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]}]
set_property BEL B6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_gate_1}]
set_property BEL D6LUT [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_gate_2}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[2]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[3]}]
set_property BEL B5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[4]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[5]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[6]}]
set_property BEL AFF [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[7]}]
set_property BEL A6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_i_1]
set_property BEL AFF [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_reg]
set_property BEL B6LUT [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_reg_CE_cooolgate_en_gate_35]
set_property BEL AFF [get_cells {LOOPBACK_inst1/uart_data_in_reg[0]}]
set_property BEL BFF [get_cells {LOOPBACK_inst1/uart_data_in_reg[1]}]
set_property BEL CFF [get_cells {LOOPBACK_inst1/uart_data_in_reg[2]}]
set_property BEL DFF [get_cells {LOOPBACK_inst1/uart_data_in_reg[3]}]
set_property BEL A5FF [get_cells {LOOPBACK_inst1/uart_data_in_reg[4]}]
set_property BEL B5FF [get_cells {LOOPBACK_inst1/uart_data_in_reg[5]}]
set_property BEL C5FF [get_cells {LOOPBACK_inst1/uart_data_in_reg[6]}]
set_property BEL D5FF [get_cells {LOOPBACK_inst1/uart_data_in_reg[7]}]
set_property BEL AFF [get_cells LOOPBACK_inst1/uart_data_in_stb_reg]
set_property BEL A5FF [get_cells LOOPBACK_inst1/uart_data_out_ack_reg]
set_property BEL INBUF_EN [get_cells USB_RS232_RXD_IBUF_inst]
set_property BEL OUTBUF [get_cells USB_RS232_TXD_OBUF_inst]
set_property BEL BFF [get_cells USB_RS232_TXD_reg]
set_property BEL INBUF_EN [get_cells USER_RESET_IBUF_inst]
set_property BEL CFF [get_cells reset_reg]
set_property BEL AFF [get_cells reset_sync_reg]
set_property BEL AFF [get_cells rx_reg]
set_property BEL AFF [get_cells rx_sync_reg]
set_property BEL D6LUT [get_cells rx_sync_reg_CE_cooolgate_en_gate_31]
set_property BEL C6LUT [get_cells rx_reg_CE_cooolgate_en_gate_37]
set_property LOC BUFGCTRL_X0Y16 [get_cells CLOCK_Y3_IBUF_BUFG_inst]
set_property LOC SLICE_X85Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[0]_i_1}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[0]_i_2}]
set_property LOC SLICE_X85Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_1}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_2}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state[1]_i_3}]
set_property LOC SLICE_X85Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]}]
set_property LOC SLICE_X85Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]_CE_cooolgate_en_gate_25}]
set_property LOC SLICE_X85Y126 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[1]}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[0]_i_1}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[0]_i_2}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[1]_i_1}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_1}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_2}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_3}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[0]}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[0]_CE_cooolgate_en_gate_21}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[1]}]
set_property LOC SLICE_X88Y128 [get_cells {LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state_reg[2]}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[0]_i_1}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[1]_i_1}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[2]_i_1}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter[3]_i_1}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[1]}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[2]}]
set_property LOC SLICE_X84Y127 [get_cells {LOOPBACK_inst1/UART_inst1/baud_counter_reg[3]}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[0]_i_1}]
set_property LOC SLICE_X85Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[1]_i_1}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[2]_i_1}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[3]_i_1}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[4]_i_1}]
set_property LOC SLICE_X85Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter[5]_i_1}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[0]}]
set_property LOC SLICE_X85Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[1]}]
set_property LOC SLICE_X85Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[2]}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[3]}]
set_property LOC SLICE_X84Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[4]}]
set_property LOC SLICE_X85Y128 [get_cells {LOOPBACK_inst1/UART_inst1/oversample_baud_counter_reg[5]}]
set_property LOC SLICE_X84Y128 [get_cells LOOPBACK_inst1/UART_inst1/oversample_baud_tick]
set_property LOC SLICE_X84Y128 [get_cells LOOPBACK_inst1/UART_inst1/oversample_baud_tick_reg]
set_property LOC SLICE_X87Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_data_in_stb_i_1]
set_property LOC SLICE_X87Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_data_out_ack_i_1]
set_property LOC SLICE_X83Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_i_1]
set_property LOC SLICE_X83Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_reg]
set_property LOC SLICE_X83Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_bit_reg_CE_cooolgate_en_gate_33]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[0]_i_1}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[1]_i_1}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count[2]_i_1}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[0]}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[1]}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_count_reg[2]}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block[7]_i_1}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block[7]_i_2}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[0]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[1]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[2]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[3]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[4]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[5]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[6]}]
set_property LOC SLICE_X87Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[7]}]
set_property LOC SLICE_X85Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_in_ack_i_1]
set_property LOC SLICE_X85Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_in_ack_reg]
set_property LOC SLICE_X86Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_1]
set_property LOC SLICE_X86Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_2]
set_property LOC SLICE_X85Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_3]
set_property LOC SLICE_X86Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_i_4]
set_property LOC SLICE_X86Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_reg]
set_property LOC SLICE_X86Y126 [get_cells LOOPBACK_inst1/UART_inst1/uart_rx_data_out_stb_reg_CE_cooolgate_en_gate_39]
set_property LOC SLICE_X82Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter[0]_i_1}]
set_property LOC SLICE_X83Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter[1]_i_1}]
set_property LOC SLICE_X82Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[0]}]
set_property LOC SLICE_X82Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[0]_CE_cooolgate_en_gate_28}]
set_property LOC SLICE_X82Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_filter_reg[1]}]
set_property LOC SLICE_X84Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock[3]_i_1}]
set_property LOC SLICE_X86Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock[3]_i_2}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[0]}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[1]}]
set_property LOC SLICE_X85Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[2]}]
set_property LOC SLICE_X86Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_rx_sync_clock_reg[3]}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[0]_i_1}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[1]_i_1}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[2]_i_1}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count[2]_i_2}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[0]}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[0]_CE_cooolgate_en_gate_17}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[1]}]
set_property LOC SLICE_X89Y128 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_count_reg[2]}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[0]_i_1}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[1]_i_1}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[2]_i_1}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[3]_i_1}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[4]_i_1}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[5]_i_1}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_1}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_2}]
set_property LOC SLICE_X87Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block[7]_i_1}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_gate_1}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_gate_2}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[2]}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[3]}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[4]}]
set_property LOC SLICE_X89Y126 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[5]}]
set_property LOC SLICE_X88Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[6]}]
set_property LOC SLICE_X87Y127 [get_cells {LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[7]}]
set_property LOC SLICE_X86Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_i_1]
set_property LOC SLICE_X86Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_reg]
set_property LOC SLICE_X86Y128 [get_cells LOOPBACK_inst1/UART_inst1/uart_tx_data_reg_CE_cooolgate_en_gate_35]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[0]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[1]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[2]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[3]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[4]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[5]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[6]}]
set_property LOC SLICE_X88Y126 [get_cells {LOOPBACK_inst1/uart_data_in_reg[7]}]
set_property LOC SLICE_X87Y128 [get_cells LOOPBACK_inst1/uart_data_in_stb_reg]
set_property LOC SLICE_X87Y128 [get_cells LOOPBACK_inst1/uart_data_out_ack_reg]
set_property LOC SLICE_X87Y128 [get_cells USB_RS232_TXD_reg]
set_property LOC SLICE_X87Y128 [get_cells reset_reg]
set_property LOC SLICE_X79Y128 [get_cells reset_sync_reg]
set_property LOC SLICE_X83Y129 [get_cells rx_reg]
set_property LOC SLICE_X85Y129 [get_cells rx_sync_reg]
set_property LOC SLICE_X85Y128 [get_cells rx_sync_reg_CE_cooolgate_en_gate_31]
set_property LOC SLICE_X83Y128 [get_cells rx_reg_CE_cooolgate_en_gate_37]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
