Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec 30 15:29:29 2023
| Host         : DESKTOP-490OS2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_stackTower_timing_summary_routed.rpt -pb sintesis_stackTower_timing_summary_routed.pb -rpx sintesis_stackTower_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_stackTower
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (5)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.913        0.000                      0                  174        0.117        0.000                      0                  174        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.913        0.000                      0                  166        0.117        0.000                      0                  166        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.048        0.000                      0                    8        0.666        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.264ns (44.545%)  route 2.819ns (55.455%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.165 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.165    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1_n_6
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.243ns (44.315%)  route 2.819ns (55.685%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.144 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.144    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1_n_4
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.169ns (43.488%)  route 2.819ns (56.512%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.070 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.070    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1_n_5
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.153ns (43.306%)  route 2.819ns (56.693%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.054 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.054    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]_i_1_n_7
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.150ns (43.272%)  route 2.819ns (56.728%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.051 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_6
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X33Y17         FDCE (Setup_fdce_C_D)        0.062    15.080    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.129ns (43.031%)  route 2.819ns (56.968%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.030 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.030    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_4
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[23]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X33Y17         FDCE (Setup_fdce_C_D)        0.062    15.080    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.055ns (42.166%)  route 2.819ns (57.834%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.956 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.956    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_5
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[22]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X33Y17         FDCE (Setup_fdce_C_D)        0.062    15.080    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.039ns (41.976%)  route 2.819ns (58.024%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.940 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.940    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]_i_1_n_7
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X33Y17         FDCE (Setup_fdce_C_D)        0.062    15.080    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.036ns (41.940%)  route 2.819ns (58.060%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.937 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.937    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_6
    SLICE_X33Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDCE (Setup_fdce_C_D)        0.062    15.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.015ns (41.688%)  route 2.819ns (58.312%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.966     6.505    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[2]
    SLICE_X32Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.629 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8/O
                         net (fo=1, routed)           0.698     7.327    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4/O
                         net (fo=14, routed)          1.154     8.605    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_i_4_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.729 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]_i_2_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.916 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.916    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]_i_1_n_4
    SLICE_X33Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[19]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDCE (Setup_fdce_C_D)        0.062    15.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (42.003%)  route 0.289ns (57.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=5, routed)           0.289     1.896    debouncerInsts_displayce1/Q[0]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  debouncerInsts_displayce1/FSM_onehot_ESTADO[2]_i_1/O
                         net (fo=1, routed)           0.000     1.941    stackTowerInsts_displayce/C_CONTROLLER/D[1]
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120     1.824    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.250ns (48.313%)  route 0.267ns (51.687%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.267     1.851    debouncerInsts_displayce1/state[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  debouncerInsts_displayce1/timer.count[0]_i_10/O
                         net (fo=1, routed)           0.000     1.896    debouncerInsts_displayce1/timer.count[0]_i_10_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.960 r  debouncerInsts_displayce1/timer.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.960    debouncerInsts_displayce1/timer.count_reg[0]_i_2_n_4
    SLICE_X34Y15         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y15         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDPE (Hold_fdpe_C_D)         0.134     1.837    debouncerInsts_displayce1/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.251ns (48.227%)  route 0.269ns (51.773%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.269     1.853    debouncerInsts_displayce1/state[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  debouncerInsts_displayce1/timer.count[0]_i_11/O
                         net (fo=1, routed)           0.000     1.898    debouncerInsts_displayce1/timer.count[0]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.963 r  debouncerInsts_displayce1/timer.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.963    debouncerInsts_displayce1/timer.count_reg[0]_i_2_n_5
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.134     1.837    debouncerInsts_displayce1/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.326%)  route 0.269ns (51.674%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.269     1.853    debouncerInsts_displayce1/state[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  debouncerInsts_displayce1/timer.count[0]_i_12/O
                         net (fo=1, routed)           0.000     1.898    debouncerInsts_displayce1/timer.count[0]_i_12_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.964 r  debouncerInsts_displayce1/timer.count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.964    debouncerInsts_displayce1/timer.count_reg[0]_i_2_n_6
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.134     1.837    debouncerInsts_displayce1/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.256ns (45.206%)  route 0.310ns (54.794%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.310     1.893    debouncerInsts_displayce1/state[0]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.938 r  debouncerInsts_displayce1/timer.count[0]_i_13/O
                         net (fo=1, routed)           0.000     1.938    debouncerInsts_displayce1/timer.count[0]_i_13_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.008 r  debouncerInsts_displayce1/timer.count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.008    debouncerInsts_displayce1/timer.count_reg[0]_i_2_n_7
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.134     1.837    debouncerInsts_displayce1/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.306%)  route 0.367ns (63.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.367     1.973    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.045     2.018 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[0]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X38Y12         FDSE (Hold_fdse_C_D)         0.120     1.826    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.250ns (42.585%)  route 0.337ns (57.415%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.337     1.920    debouncerInsts_displayce1/state[0]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.965 r  debouncerInsts_displayce1/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.965    debouncerInsts_displayce1/timer.count[8]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.029 r  debouncerInsts_displayce1/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.029    debouncerInsts_displayce1/timer.count_reg[8]_i_1_n_4
    SLICE_X34Y17         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.823     1.950    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y17         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[11]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y17         FDPE (Hold_fdpe_C_D)         0.134     1.835    debouncerInsts_displayce1/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.250ns (42.443%)  route 0.339ns (57.557%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.339     1.922    debouncerInsts_displayce1/state[0]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.967 r  debouncerInsts_displayce1/timer.count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.967    debouncerInsts_displayce1/timer.count[12]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.031 r  debouncerInsts_displayce1/timer.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    debouncerInsts_displayce1/timer.count_reg[12]_i_1_n_4
    SLICE_X34Y18         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.822     1.949    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y18         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[15]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDPE (Hold_fdpe_C_D)         0.134     1.834    debouncerInsts_displayce1/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.251ns (42.397%)  route 0.341ns (57.603%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.341     1.924    debouncerInsts_displayce1/state[0]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.969 r  debouncerInsts_displayce1/timer.count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.969    debouncerInsts_displayce1/timer.count[12]_i_3_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.034 r  debouncerInsts_displayce1/timer.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    debouncerInsts_displayce1/timer.count_reg[12]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.822     1.949    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[14]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.134     1.834    debouncerInsts_displayce1/timer.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.251ns (42.039%)  route 0.346ns (57.961%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.346     1.929    debouncerInsts_displayce1/state[0]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.974 r  debouncerInsts_displayce1/timer.count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.974    debouncerInsts_displayce1/timer.count[8]_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.039 r  debouncerInsts_displayce1/timer.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    debouncerInsts_displayce1/timer.count_reg[8]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.823     1.950    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[10]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.134     1.835    debouncerInsts_displayce1/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y15   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y15   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y18   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y18   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y18   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y17   debouncerInsts_displayce1/timer.count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.642ns (25.789%)  route 1.847ns (74.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.559     5.080    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.241     6.839    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.963 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     7.570    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439    14.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism              0.278    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.642ns (25.789%)  route 1.847ns (74.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.559     5.080    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.241     6.839    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.963 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     7.570    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439    14.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism              0.278    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.642ns (25.789%)  route 1.847ns (74.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.559     5.080    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.241     6.839    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.963 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     7.570    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439    14.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism              0.278    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.642ns (25.789%)  route 1.847ns (74.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.559     5.080    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.241     6.839    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.963 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     7.570    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439    14.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism              0.278    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.642ns (31.765%)  route 1.379ns (68.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.686     6.286    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.410 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     7.103    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441    14.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.642ns (31.765%)  route 1.379ns (68.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.686     6.286    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.410 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     7.103    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441    14.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.642ns (31.765%)  route 1.379ns (68.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.686     6.286    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.410 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     7.103    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441    14.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.642ns (31.765%)  route 1.379ns (68.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.686     6.286    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.410 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     7.103    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441    14.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.545%)  route 0.379ns (64.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.174     1.780    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.825 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.205     2.030    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X35Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.545%)  route 0.379ns (64.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.174     1.780    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.825 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.205     2.030    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X35Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.545%)  route 0.379ns (64.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.174     1.780    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.825 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.205     2.030    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X35Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.545%)  route 0.379ns (64.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.174     1.780    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.825 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.205     2.030    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X35Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.726%)  route 0.494ns (70.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.245     1.852    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.897 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.249     2.146    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X37Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.726%)  route 0.494ns (70.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.245     1.852    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.897 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.249     2.146    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X37Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.726%)  route 0.494ns (70.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.245     1.852    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.897 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.249     2.146    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X37Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.726%)  route 0.494ns (70.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.245     1.852    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.897 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.249     2.146    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X37Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.780    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.408ns (43.385%)  route 5.753ns (56.615%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          0.826     1.589    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.713 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.927     6.640    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.161 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.161    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 4.394ns (43.477%)  route 5.713ns (56.523%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.034     1.797    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.921 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.679     6.600    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.107 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.107    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 4.236ns (44.018%)  route 5.387ns (55.982%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/C
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/Q
                         net (fo=10, routed)          0.882     1.301    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I1_O)        0.299     1.600 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.505     6.105    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.624 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.624    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.402ns (46.443%)  route 5.077ns (53.557%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          0.993     1.756    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.880 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.084     5.964    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.479 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.479    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.110ns (44.812%)  route 5.061ns (55.188%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/C
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/Q
                         net (fo=9, routed)           1.619     2.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.442     5.641    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.171 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.171    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.391ns (48.376%)  route 4.686ns (51.624%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.321     2.084    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X32Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.208 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.365     5.573    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     9.076 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.076    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.412ns (48.944%)  route 4.603ns (51.056%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.028     1.791    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.575     5.490    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.015 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.015    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 4.395ns (48.933%)  route 4.587ns (51.067%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.162     1.925    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X31Y14         LUT6 (Prop_lut6_I3_O)        0.124     2.049 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.425     5.474    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.982 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.982    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.392ns (50.671%)  route 4.275ns (49.329%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.636     2.399    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X28Y11         LUT6 (Prop_lut6_I4_O)        0.124     2.523 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.640     5.162    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.667 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.667    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.545ns  (logic 4.388ns (51.348%)  route 4.157ns (48.652%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X35Y13         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.478     2.241    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X30Y10         LUT6 (Prop_lut6_I4_O)        0.124     2.365 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.680     5.044    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.545 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.545    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.924%)  route 0.125ns (47.076%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/Q
                         net (fo=4, routed)           0.125     0.266    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[11]
    SLICE_X32Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.105%)  route 0.144ns (52.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/Q
                         net (fo=4, routed)           0.144     0.272    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[13]
    SLICE_X32Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.808%)  route 0.142ns (50.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/C
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/Q
                         net (fo=4, routed)           0.142     0.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[14]
    SLICE_X31Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.604%)  route 0.143ns (50.396%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/Q
                         net (fo=4, routed)           0.143     0.284    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[10]
    SLICE_X30Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.192%)  route 0.133ns (44.808%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/Q
                         net (fo=4, routed)           0.133     0.297    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[7]
    SLICE_X30Y10         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.148ns (49.197%)  route 0.153ns (50.803%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
    SLICE_X30Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/Q
                         net (fo=4, routed)           0.153     0.301    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[4]
    SLICE_X31Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[10]/Q
                         net (fo=4, routed)           0.114     0.255    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/Q[10]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.048     0.303 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[9]_i_1/O
                         net (fo=1, routed)           0.000     0.303    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[9]_i_1_n_0
    SLICE_X30Y11         FDPE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.193%)  route 0.190ns (59.807%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/Q
                         net (fo=4, routed)           0.190     0.318    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[12]
    SLICE_X32Y12         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.352%)  route 0.175ns (51.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
    SLICE_X30Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/Q
                         net (fo=4, routed)           0.175     0.339    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[1]
    SLICE_X31Y14         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.128ns (37.387%)  route 0.214ns (62.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.214     0.342    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X31Y14         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.456ns (53.402%)  route 3.889ns (46.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          1.171     6.672    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.326     6.998 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.718     9.716    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.427 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.427    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.252ns (51.956%)  route 3.931ns (48.044%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          1.171     6.672    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.297     6.969 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.761     9.730    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.265 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.265    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.475ns (54.821%)  route 3.688ns (45.179%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          0.772     6.274    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.323     6.597 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.916     9.512    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    13.245 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.245    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.363ns (54.221%)  route 3.684ns (45.779%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.993     6.532    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.152     6.684 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.691     9.374    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    13.130 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.130    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.227ns (52.655%)  route 3.801ns (47.345%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          0.772     6.274    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.297     6.571 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.028     9.599    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.109 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.109    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.115ns (52.281%)  route 3.756ns (47.719%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.993     6.532    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.763     9.418    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.953 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.953    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.236ns (55.630%)  route 3.378ns (44.370%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          0.982     6.483    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.297     6.780 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.397     9.177    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.697 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.697    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 0.670ns (26.987%)  route 1.813ns (73.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.559     5.080    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           1.241     6.839    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.152     6.991 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.572     7.563    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X35Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.902ns  (logic 0.642ns (33.761%)  route 1.260ns (66.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=5, routed)           0.881     6.481    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     6.984    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X35Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.046ns  (logic 0.518ns (49.540%)  route 0.528ns (50.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.561     5.082    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.528     6.128    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X34Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.227%)  route 0.199ns (54.773%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.199     1.806    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X34Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.952%)  route 0.209ns (56.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.209     1.815    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X35Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.209ns (35.597%)  route 0.378ns (64.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.262     1.868    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.029    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X35Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.206ns (31.898%)  route 0.440ns (68.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.260     1.866    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.908 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.180     2.088    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X35Y13         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.407ns (61.440%)  route 0.883ns (38.560%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.232     1.817    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.512    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.733 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.733    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.422ns (57.434%)  route 1.054ns (42.566%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=12, routed)          0.174     1.758    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X38Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.683    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.919 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.919    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.494ns (59.434%)  route 1.020ns (40.566%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=12, routed)          0.174     1.758    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.048     1.806 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.846     2.652    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     3.957 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.957    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.398ns (53.859%)  route 1.197ns (46.141%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.166     1.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.795 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.031     2.827    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.038 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.038    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.422ns (54.776%)  route 1.174ns (45.224%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=11, routed)          0.293     1.877    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.882     2.804    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.040 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.040    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.485ns (57.095%)  route 1.116ns (42.905%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.443    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.166     1.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I2_O)        0.048     1.798 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.950     2.748    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     4.044 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.044    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.547ns  (logic 1.575ns (28.396%)  route 3.972ns (71.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.279     4.730    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.854 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     5.547    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441     4.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.547ns  (logic 1.575ns (28.396%)  route 3.972ns (71.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.279     4.730    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.854 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     5.547    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441     4.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.547ns  (logic 1.575ns (28.396%)  route 3.972ns (71.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.279     4.730    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.854 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     5.547    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441     4.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.547ns  (logic 1.575ns (28.396%)  route 3.972ns (71.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.279     4.730    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.854 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.693     5.547    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X37Y12         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.441     4.782    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.575ns (29.820%)  route 3.707ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.101     4.552    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.676 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     5.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439     4.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.575ns (29.820%)  route 3.707ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.101     4.552    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.676 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     5.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439     4.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.575ns (29.820%)  route 3.707ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.101     4.552    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.676 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     5.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439     4.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.575ns (29.820%)  route 3.707ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.101     4.552    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.676 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.606     5.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X35Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.439     4.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.451ns (27.838%)  route 3.762ns (72.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.762     5.213    debouncerInsts_displayce2/rst_IBUF
    SLICE_X36Y8          FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.444     4.785    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X36Y8          FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.451ns (27.838%)  route 3.762ns (72.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.762     5.213    debouncerInsts_displayce2/rst_IBUF
    SLICE_X36Y8          FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.444     4.785    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X36Y8          FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.203ns (56.059%)  route 0.159ns (43.941%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.159     0.317    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X34Y12         LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[4]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.827     1.954    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.203ns (46.334%)  route 0.235ns (53.666%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.235     0.393    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.438 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     0.438    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.827     1.954    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.206ns (35.672%)  route 0.371ns (64.328%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.159     0.317    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.048     0.365 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.212     0.577    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.206ns (35.672%)  route 0.371ns (64.328%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.159     0.317    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.048     0.365 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.212     0.577    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.206ns (35.672%)  route 0.371ns (64.328%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.159     0.317    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.048     0.365 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.212     0.577    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.206ns (35.672%)  route 0.371ns (64.328%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X32Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.159     0.317    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.048     0.365 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.212     0.577    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.248ns (42.866%)  route 0.331ns (57.134%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X29Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=4, routed)           0.185     0.343    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_i_2/O
                         net (fo=1, routed)           0.146     0.534    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_i_2_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.579 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_i_1/O
                         net (fo=1, routed)           0.000     0.579    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux
    SLICE_X32Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X32Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.293ns (35.723%)  route 0.527ns (64.277%))
  Logic Levels:           4  (LDCE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X29Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=4, routed)           0.293     0.451    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.496 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_10/O
                         net (fo=1, routed)           0.143     0.639    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_10_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.684 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_4/O
                         net (fo=28, routed)          0.092     0.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_4_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.820 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[16]_i_1/O
                         net (fo=1, routed)           0.000     0.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[16]
    SLICE_X30Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.825     1.952    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.248ns (27.009%)  route 0.670ns (72.991%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X29Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=5, routed)           0.432     0.590    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.635 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_5/O
                         net (fo=28, routed)          0.238     0.873    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_5_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.918 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[26]_i_1/O
                         net (fo=1, routed)           0.000     0.918    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[26]
    SLICE_X28Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.248ns (26.975%)  route 0.671ns (73.025%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X29Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=5, routed)           0.432     0.590    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.635 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_5/O
                         net (fo=28, routed)          0.239     0.874    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_5_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[27]_i_1/O
                         net (fo=1, routed)           0.000     0.919    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[27]
    SLICE_X28Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/C





