

================================================================
== Vitis HLS Report for 'FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6'
================================================================
* Date:           Mon Oct 28 10:02:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.462 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_6  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fully_connected_1.cpp:140]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%B_ROW_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_load"   --->   Operation 6 'read' 'B_ROW_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln140 = store i11 0, i11 %j" [fully_connected_1.cpp:140]   --->   Operation 7 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [fully_connected_1.cpp:140]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.63ns)   --->   "%icmp_ln140 = icmp_eq  i11 %j_1, i11 1024" [fully_connected_1.cpp:140]   --->   Operation 10 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.63ns)   --->   "%add_ln140 = add i11 %j_1, i11 1" [fully_connected_1.cpp:140]   --->   Operation 11 'add' 'add_ln140' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body82.split, void %L3.preheader.exitStub" [fully_connected_1.cpp:140]   --->   Operation 12 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %j_1" [fully_connected_1.cpp:140]   --->   Operation 13 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i11 %j_1" [fully_connected_1.cpp:140]   --->   Operation 14 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [fully_connected_1.cpp:142]   --->   Operation 15 'specpipeline' 'specpipeline_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [fully_connected_1.cpp:140]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fully_connected_1.cpp:140]   --->   Operation 17 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i5 %trunc_ln140" [fully_connected_1.cpp:140]   --->   Operation 18 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %j_1, i32 5, i32 9" [fully_connected_1.cpp:140]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln143 = icmp_ult  i32 %zext_ln140, i32 %B_ROW_load_read" [fully_connected_1.cpp:143]   --->   Operation 20 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln140)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %if.else92, void %if.then84" [fully_connected_1.cpp:143]   --->   Operation 21 'br' 'br_ln143' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 22 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 23 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 24 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 25 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 26 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 27 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 28 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 29 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 30 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 31 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 32 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 33 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 34 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 35 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 36 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 37 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 38 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 39 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 40 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 41 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 42 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 43 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41 = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 44 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 45 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 46 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 47 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 48 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 49 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 50 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 51 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 52 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:148]   --->   Operation 53 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.89ns)   --->   "%switch_ln148 = switch i5 %trunc_ln2, void %arrayidx973.case.31, i5 0, void %arrayidx973.case.0, i5 1, void %arrayidx973.case.1, i5 2, void %arrayidx973.case.2, i5 3, void %arrayidx973.case.3, i5 4, void %arrayidx973.case.4, i5 5, void %arrayidx973.case.5, i5 6, void %arrayidx973.case.6, i5 7, void %arrayidx973.case.7, i5 8, void %arrayidx973.case.8, i5 9, void %arrayidx973.case.9, i5 10, void %arrayidx973.case.10, i5 11, void %arrayidx973.case.11, i5 12, void %arrayidx973.case.12, i5 13, void %arrayidx973.case.13, i5 14, void %arrayidx973.case.14, i5 15, void %arrayidx973.case.15, i5 16, void %arrayidx973.case.16, i5 17, void %arrayidx973.case.17, i5 18, void %arrayidx973.case.18, i5 19, void %arrayidx973.case.19, i5 20, void %arrayidx973.case.20, i5 21, void %arrayidx973.case.21, i5 22, void %arrayidx973.case.22, i5 23, void %arrayidx973.case.23, i5 24, void %arrayidx973.case.24, i5 25, void %arrayidx973.case.25, i5 26, void %arrayidx973.case.26, i5 27, void %arrayidx973.case.27, i5 28, void %arrayidx973.case.28, i5 29, void %arrayidx973.case.29, i5 30, void %arrayidx973.case.30" [fully_connected_1.cpp:148]   --->   Operation 54 'switch' 'switch_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 55 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 56 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43" [fully_connected_1.cpp:148]   --->   Operation 57 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 58 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 59 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 60 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42" [fully_connected_1.cpp:148]   --->   Operation 61 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 62 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 63 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 64 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 65 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 66 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 67 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 68 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 69 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 70 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41" [fully_connected_1.cpp:148]   --->   Operation 71 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 72 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 73 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 74 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 75 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 76 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40" [fully_connected_1.cpp:148]   --->   Operation 77 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 78 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 79 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 80 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39" [fully_connected_1.cpp:148]   --->   Operation 81 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 82 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 83 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 84 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 85 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 86 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 87 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 88 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 89 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 90 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s" [fully_connected_1.cpp:148]   --->   Operation 91 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 92 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 93 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 94 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 95 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 96 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 97 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 98 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 99 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 100 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 101 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 102 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 103 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 104 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 105 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 106 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 107 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 108 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 109 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 110 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 111 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 112 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 113 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 114 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 115 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 116 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1" [fully_connected_1.cpp:148]   --->   Operation 117 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fully_connected_1.cpp:148]   --->   Operation 118 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc99"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:144]   --->   Operation 120 'read' 'in_stream_a_read' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_stream_a_read" [fully_connected_1.cpp:145]   --->   Operation 121 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 122 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 123 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 124 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 125 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 126 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 127 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 128 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 129 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 130 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 131 'getelementptr' 'FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 132 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 133 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 134 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 135 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 136 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 137 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 138 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 139 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 140 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 141 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 142 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 143 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37 = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 144 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 145 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 146 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 147 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 148 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 149 'getelementptr' 'FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 150 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 151 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 152 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i64 0, i64 %zext_ln140_1" [fully_connected_1.cpp:145]   --->   Operation 153 'getelementptr' 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.89ns)   --->   "%switch_ln145 = switch i5 %trunc_ln2, void %arrayidx914.case.31, i5 0, void %arrayidx914.case.0, i5 1, void %arrayidx914.case.1, i5 2, void %arrayidx914.case.2, i5 3, void %arrayidx914.case.3, i5 4, void %arrayidx914.case.4, i5 5, void %arrayidx914.case.5, i5 6, void %arrayidx914.case.6, i5 7, void %arrayidx914.case.7, i5 8, void %arrayidx914.case.8, i5 9, void %arrayidx914.case.9, i5 10, void %arrayidx914.case.10, i5 11, void %arrayidx914.case.11, i5 12, void %arrayidx914.case.12, i5 13, void %arrayidx914.case.13, i5 14, void %arrayidx914.case.14, i5 15, void %arrayidx914.case.15, i5 16, void %arrayidx914.case.16, i5 17, void %arrayidx914.case.17, i5 18, void %arrayidx914.case.18, i5 19, void %arrayidx914.case.19, i5 20, void %arrayidx914.case.20, i5 21, void %arrayidx914.case.21, i5 22, void %arrayidx914.case.22, i5 23, void %arrayidx914.case.23, i5 24, void %arrayidx914.case.24, i5 25, void %arrayidx914.case.25, i5 26, void %arrayidx914.case.26, i5 27, void %arrayidx914.case.27, i5 28, void %arrayidx914.case.28, i5 29, void %arrayidx914.case.29, i5 30, void %arrayidx914.case.30" [fully_connected_1.cpp:145]   --->   Operation 154 'switch' 'switch_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr" [fully_connected_1.cpp:145]   --->   Operation 155 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 156 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr" [fully_connected_1.cpp:145]   --->   Operation 157 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 158 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr" [fully_connected_1.cpp:145]   --->   Operation 159 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 160 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38" [fully_connected_1.cpp:145]   --->   Operation 161 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 162 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr" [fully_connected_1.cpp:145]   --->   Operation 163 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 164 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr" [fully_connected_1.cpp:145]   --->   Operation 165 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 166 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr" [fully_connected_1.cpp:145]   --->   Operation 167 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 168 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr" [fully_connected_1.cpp:145]   --->   Operation 169 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 170 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37" [fully_connected_1.cpp:145]   --->   Operation 171 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 172 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr" [fully_connected_1.cpp:145]   --->   Operation 173 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 174 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr" [fully_connected_1.cpp:145]   --->   Operation 175 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 176 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr" [fully_connected_1.cpp:145]   --->   Operation 177 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 178 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr" [fully_connected_1.cpp:145]   --->   Operation 179 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 180 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fully_connected_1.cpp:145]   --->   Operation 181 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 182 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr" [fully_connected_1.cpp:145]   --->   Operation 183 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 184 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr" [fully_connected_1.cpp:145]   --->   Operation 185 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 186 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr" [fully_connected_1.cpp:145]   --->   Operation 187 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 188 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr" [fully_connected_1.cpp:145]   --->   Operation 189 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 190 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s" [fully_connected_1.cpp:145]   --->   Operation 191 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 192 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr" [fully_connected_1.cpp:145]   --->   Operation 193 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 194 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr" [fully_connected_1.cpp:145]   --->   Operation 195 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 196 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr" [fully_connected_1.cpp:145]   --->   Operation 197 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 198 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr" [fully_connected_1.cpp:145]   --->   Operation 199 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 200 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr" [fully_connected_1.cpp:145]   --->   Operation 201 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 202 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr" [fully_connected_1.cpp:145]   --->   Operation 203 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 204 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr" [fully_connected_1.cpp:145]   --->   Operation 205 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 206 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr" [fully_connected_1.cpp:145]   --->   Operation 207 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 208 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr" [fully_connected_1.cpp:145]   --->   Operation 209 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 210 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr" [fully_connected_1.cpp:145]   --->   Operation 211 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 212 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr" [fully_connected_1.cpp:145]   --->   Operation 213 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 214 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr" [fully_connected_1.cpp:145]   --->   Operation 215 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 216 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr" [fully_connected_1.cpp:145]   --->   Operation 217 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fully_connected_1.cpp:145]   --->   Operation 218 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc99" [fully_connected_1.cpp:146]   --->   Operation 219 'br' 'br_ln146' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln140 = store i11 %add_ln140, i11 %j" [fully_connected_1.cpp:140]   --->   Operation 220 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body82" [fully_connected_1.cpp:140]   --->   Operation 221 'br' 'br_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.462ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln140', fully_connected_1.cpp:140) of constant 0 on local variable 'j', fully_connected_1.cpp:140 [38]  (1.588 ns)
	'load' operation 11 bit ('j', fully_connected_1.cpp:140) on local variable 'j', fully_connected_1.cpp:140 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln143', fully_connected_1.cpp:143) [53]  (2.552 ns)
	axis read operation ('in_stream_a_read', fully_connected_1.cpp:144) on port 'in_stream_a' (fully_connected_1.cpp:144) [188]  (1.000 ns)
	'store' operation 0 bit ('store_ln145', fully_connected_1.cpp:145) of variable 'trunc_ln145', fully_connected_1.cpp:145 on array 'p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0' [263]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
