[2021-09-09 09:52:23,416]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 09:52:23,417]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:23,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; ".

Peak memory: 14258176 bytes

[2021-09-09 09:52:23,710]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:23,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 09:52:23,834]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 09:52:23,835]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:23,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-09-09 09:52:23,855]mapper_test.py:220:[INFO]: area: 26 level: 3
[2021-09-09 11:47:18,898]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 11:47:18,898]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:19,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; ".

Peak memory: 14471168 bytes

[2021-09-09 11:47:19,206]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:19,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 11:47:19,374]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 11:47:19,374]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:21,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13840384 bytes

[2021-09-09 11:47:21,329]mapper_test.py:220:[INFO]: area: 26 level: 3
[2021-09-09 13:17:44,344]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 13:17:44,344]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:44,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; ".

Peak memory: 14532608 bytes

[2021-09-09 13:17:44,592]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:44,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34394112 bytes

[2021-09-09 13:17:44,721]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 13:17:44,721]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:46,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 14000128 bytes

[2021-09-09 13:17:46,478]mapper_test.py:220:[INFO]: area: 26 level: 3
[2021-09-09 15:01:57,014]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 15:01:57,014]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:01:57,015]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:01:57,180]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34791424 bytes

[2021-09-09 15:01:57,181]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 15:01:57,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:01:59,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13914112 bytes

[2021-09-09 15:01:59,142]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 15:31:01,096]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 15:31:01,096]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:01,096]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:01,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 15:31:01,230]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 15:31:01,230]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:03,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13905920 bytes

[2021-09-09 15:31:03,213]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:09:03,250]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 16:09:03,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:03,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:03,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34598912 bytes

[2021-09-09 16:09:03,383]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 16:09:03,384]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:05,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13713408 bytes

[2021-09-09 16:09:05,330]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:43:45,110]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 16:43:45,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:45,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:45,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34852864 bytes

[2021-09-09 16:43:45,638]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 16:43:45,638]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:47,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13836288 bytes

[2021-09-09 16:43:47,593]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 17:20:09,850]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-09 17:20:09,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:09,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:10,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34631680 bytes

[2021-09-09 17:20:10,018]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-09 17:20:10,018]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:11,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13996032 bytes

[2021-09-09 17:20:11,999]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:26:10,943]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-13 23:26:10,943]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:10,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:11,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-09-13 23:26:11,112]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-13 23:26:11,112]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:12,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-09-13 23:26:12,850]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:41:36,807]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-13 23:41:36,807]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:36,808]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:36,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-09-13 23:41:36,931]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-13 23:41:36,931]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:36,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6660096 bytes

[2021-09-13 23:41:36,953]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 08:55:37,696]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-14 08:55:37,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:37,697]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:37,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34209792 bytes

[2021-09-14 08:55:37,857]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-14 08:55:37,857]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:39,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13778944 bytes

[2021-09-14 08:55:39,549]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 09:20:34,577]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-14 09:20:34,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:34,577]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:34,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-09-14 09:20:34,705]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-14 09:20:34,705]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:34,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6881280 bytes

[2021-09-14 09:20:34,736]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:29:52,534]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-15 15:29:52,535]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:52,535]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:52,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34127872 bytes

[2021-09-15 15:29:52,650]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-15 15:29:52,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:54,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 13873152 bytes

[2021-09-15 15:29:54,206]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:54:01,858]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-15 15:54:01,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:01,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:01,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34140160 bytes

[2021-09-15 15:54:01,969]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-15 15:54:01,969]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:01,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6369280 bytes

[2021-09-15 15:54:01,997]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 14:00:22,612]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-18 14:00:22,613]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:22,613]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:22,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-09-18 14:00:22,784]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-18 14:00:22,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:24,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-09-18 14:00:24,362]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 16:25:01,876]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-18 16:25:01,876]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:01,877]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:01,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34217984 bytes

[2021-09-18 16:25:01,988]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-18 16:25:01,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:03,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-09-18 16:25:03,625]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-22 08:56:54,196]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-22 08:56:54,197]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:54,197]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:54,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-09-22 08:56:54,307]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-22 08:56:54,307]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:55,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :4
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-09-22 08:56:55,147]mapper_test.py:220:[INFO]: area: 25 level: 4
[2021-09-22 11:23:46,002]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-22 11:23:46,002]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:46,002]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:46,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34168832 bytes

[2021-09-22 11:23:46,114]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-22 11:23:46,114]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:47,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11939840 bytes

[2021-09-22 11:23:47,687]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 16:42:28,497]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-23 16:42:28,497]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:28,497]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:28,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-09-23 16:42:28,609]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-23 16:42:28,609]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:30,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-09-23 16:42:30,249]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 17:05:45,669]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-23 17:05:45,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:45,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:45,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 17:05:45,826]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-23 17:05:45,827]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:47,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-23 17:05:47,413]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 18:07:06,820]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-23 18:07:06,821]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:06,821]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:06,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 18:07:06,932]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-23 18:07:06,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:08,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-09-23 18:07:08,528]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 16:34:16,667]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-27 16:34:16,668]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:16,668]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:16,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34365440 bytes

[2021-09-27 16:34:16,782]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-27 16:34:16,782]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:18,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-09-27 16:34:18,350]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 17:41:05,067]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-27 17:41:05,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:05,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:05,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34525184 bytes

[2021-09-27 17:41:05,185]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-27 17:41:05,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:06,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
balancing!
	current map manager:
		current min nodes:74
		current min depth:6
rewriting!
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-09-27 17:41:06,740]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 02:07:19,816]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-28 02:07:19,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:19,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:19,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34172928 bytes

[2021-09-28 02:07:19,928]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-28 02:07:19,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:21,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-28 02:07:21,568]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 16:46:54,614]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-28 16:46:54,615]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:54,615]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:54,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34164736 bytes

[2021-09-28 16:46:54,733]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-28 16:46:54,734]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:56,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-28 16:46:56,325]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 17:25:55,211]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-09-28 17:25:55,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:55,212]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:55,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34463744 bytes

[2021-09-28 17:25:55,333]mapper_test.py:156:[INFO]: area: 24 level: 3
[2021-09-28 17:25:55,334]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:56,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 12615680 bytes

[2021-09-28 17:25:56,953]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-10-09 10:40:58,465]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-09 10:40:58,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:58,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:58,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34254848 bytes

[2021-10-09 10:40:58,583]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-09 10:40:58,583]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:58,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6918144 bytes

[2021-10-09 10:40:58,620]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 11:23:33,936]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-09 11:23:33,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:33,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:34,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34181120 bytes

[2021-10-09 11:23:34,059]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-09 11:23:34,059]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:34,088]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6725632 bytes

[2021-10-09 11:23:34,088]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:31:18,584]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-09 16:31:18,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:18,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:18,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34041856 bytes

[2021-10-09 16:31:18,712]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-09 16:31:18,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:19,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-10-09 16:31:19,549]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:48:27,728]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-09 16:48:27,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:27,729]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:27,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 16:48:27,840]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-09 16:48:27,840]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:28,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11071488 bytes

[2021-10-09 16:48:28,692]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 10:57:01,495]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-12 10:57:01,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:01,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:01,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34185216 bytes

[2021-10-12 10:57:01,618]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-12 10:57:01,618]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:03,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-12 10:57:03,306]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 11:17:42,492]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-12 11:17:42,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:42,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:42,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34328576 bytes

[2021-10-12 11:17:42,617]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-12 11:17:42,617]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:42,656]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6348800 bytes

[2021-10-12 11:17:42,657]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 13:32:29,354]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-12 13:32:29,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:29,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:29,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 33968128 bytes

[2021-10-12 13:32:29,472]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-12 13:32:29,472]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:31,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-10-12 13:32:31,157]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 15:03:09,391]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-12 15:03:09,391]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:09,392]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:09,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34533376 bytes

[2021-10-12 15:03:09,516]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-12 15:03:09,517]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:11,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11112448 bytes

[2021-10-12 15:03:11,171]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 18:48:01,036]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-12 18:48:01,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:01,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:01,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 18:48:01,205]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-12 18:48:01,205]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:02,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-12 18:48:02,868]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 11:41:29,081]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-18 11:41:29,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:29,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:29,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34127872 bytes

[2021-10-18 11:41:29,201]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-18 11:41:29,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:30,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-18 11:41:30,903]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 12:03:43,756]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-18 12:03:43,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:43,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:43,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-10-18 12:03:43,876]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-18 12:03:43,877]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:43,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 5996544 bytes

[2021-10-18 12:03:43,896]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-19 14:11:40,901]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-19 14:11:40,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:40,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:41,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-10-19 14:11:41,018]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-19 14:11:41,018]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:41,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-19 14:11:41,041]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:32:42,470]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-22 13:32:42,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:42,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:42,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34000896 bytes

[2021-10-22 13:32:42,586]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-22 13:32:42,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:42,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:32:42,637]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:53:35,540]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-22 13:53:35,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:35,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:35,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34050048 bytes

[2021-10-22 13:53:35,658]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-22 13:53:35,658]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:35,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 8806400 bytes

[2021-10-22 13:53:35,735]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:02:01,717]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-22 14:02:01,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:01,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:01,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-10-22 14:02:01,835]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-22 14:02:01,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:01,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6123520 bytes

[2021-10-22 14:02:01,859]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:05:22,640]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-22 14:05:22,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:22,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:22,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34267136 bytes

[2021-10-22 14:05:22,757]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-22 14:05:22,757]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:22,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-22 14:05:22,776]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-23 13:31:11,853]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-23 13:31:11,853]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:11,853]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:11,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 33914880 bytes

[2021-10-23 13:31:11,967]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-23 13:31:11,967]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:13,647]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :47
		klut.num_gates():27
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-23 13:31:13,648]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-24 17:42:42,397]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-24 17:42:42,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:42,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:42,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34004992 bytes

[2021-10-24 17:42:42,513]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-24 17:42:42,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:44,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-24 17:42:44,147]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-24 18:03:09,418]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-24 18:03:09,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:09,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:09,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34086912 bytes

[2021-10-24 18:03:09,587]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-24 18:03:09,587]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:11,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
	current map manager:
		current min nodes:74
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-24 18:03:11,223]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 10:25:13,175]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-26 10:25:13,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:13,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:13,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34013184 bytes

[2021-10-26 10:25:13,300]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-26 10:25:13,300]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:13,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	current map manager:
		current min nodes:74
		current min depth:7
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 5935104 bytes

[2021-10-26 10:25:13,327]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-10-26 11:00:50,396]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-26 11:00:50,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:50,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:50,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-10-26 11:00:50,521]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-26 11:00:50,521]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:52,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-26 11:00:52,163]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-10-26 11:21:50,798]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-26 11:21:50,799]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:50,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:50,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 11:21:50,925]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-26 11:21:50,925]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:52,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():31
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11370496 bytes

[2021-10-26 11:21:52,568]mapper_test.py:224:[INFO]: area: 31 level: 3
[2021-10-26 12:19:55,380]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-26 12:19:55,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:55,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:55,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34295808 bytes

[2021-10-26 12:19:55,496]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-26 12:19:55,496]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:57,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-26 12:19:57,131]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 14:12:44,991]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-26 14:12:44,991]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:44,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:45,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34119680 bytes

[2021-10-26 14:12:45,114]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-26 14:12:45,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:45,142]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():26
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-26 14:12:45,142]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-10-29 16:09:49,923]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-10-29 16:09:49,924]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:49,924]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:50,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34029568 bytes

[2021-10-29 16:09:50,041]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-10-29 16:09:50,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:50,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :60
		klut.num_gates():40
		max delay       :4
		max area        :39
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
Peak memory: 5857280 bytes

[2021-10-29 16:09:50,061]mapper_test.py:224:[INFO]: area: 40 level: 4
[2021-11-03 09:51:24,080]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-03 09:51:24,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:24,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:24,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34488320 bytes

[2021-11-03 09:51:24,196]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-03 09:51:24,196]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:24,230]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :60
		klut.num_gates():40
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig_output.v
	Peak memory: 5984256 bytes

[2021-11-03 09:51:24,230]mapper_test.py:226:[INFO]: area: 40 level: 3
[2021-11-03 10:03:31,963]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-03 10:03:31,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:31,964]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:32,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 10:03:32,119]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-03 10:03:32,119]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:32,148]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():41
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig_output.v
	Peak memory: 5820416 bytes

[2021-11-03 10:03:32,148]mapper_test.py:226:[INFO]: area: 41 level: 3
[2021-11-03 13:43:31,459]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-03 13:43:31,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:31,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:31,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-11-03 13:43:31,584]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-03 13:43:31,585]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:31,612]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():41
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig_output.v
	Peak memory: 5918720 bytes

[2021-11-03 13:43:31,613]mapper_test.py:226:[INFO]: area: 41 level: 3
[2021-11-03 13:49:47,295]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-03 13:49:47,296]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:47,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:47,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34267136 bytes

[2021-11-03 13:49:47,412]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-03 13:49:47,412]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:47,433]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():41
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig_output.v
	Peak memory: 5906432 bytes

[2021-11-03 13:49:47,433]mapper_test.py:226:[INFO]: area: 41 level: 3
[2021-11-04 15:56:40,890]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-04 15:56:40,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:40,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:41,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-11-04 15:56:41,018]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-04 15:56:41,018]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:41,039]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :48
		klut.num_gates():28
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig_output.v
	Peak memory: 5967872 bytes

[2021-11-04 15:56:41,039]mapper_test.py:226:[INFO]: area: 28 level: 3
[2021-11-16 12:27:53,224]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-16 12:27:53,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:53,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:53,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34017280 bytes

[2021-11-16 12:27:53,367]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-16 12:27:53,368]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:53,397]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.001419 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():28
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 12:27:53,397]mapper_test.py:228:[INFO]: area: 28 level: 3
[2021-11-16 14:16:49,627]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-16 14:16:49,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:49,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:49,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34217984 bytes

[2021-11-16 14:16:49,776]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-16 14:16:49,776]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:49,794]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.001092 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():28
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-16 14:16:49,795]mapper_test.py:228:[INFO]: area: 28 level: 3
[2021-11-16 14:23:09,500]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-16 14:23:09,500]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:09,501]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:09,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34119680 bytes

[2021-11-16 14:23:09,622]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-16 14:23:09,622]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:09,641]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.001626 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():28
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-16 14:23:09,642]mapper_test.py:228:[INFO]: area: 28 level: 3
[2021-11-17 16:35:49,913]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-17 16:35:49,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:49,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:50,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-11-17 16:35:50,031]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-17 16:35:50,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:50,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.001497 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-17 16:35:50,061]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-18 10:18:20,969]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-18 10:18:20,969]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:20,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:21,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34041856 bytes

[2021-11-18 10:18:21,132]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-18 10:18:21,132]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:21,163]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.003602 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-18 10:18:21,164]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-23 16:11:11,721]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-23 16:11:11,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:11,722]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:11,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34103296 bytes

[2021-11-23 16:11:11,840]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-23 16:11:11,840]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:11,862]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.002839 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-23 16:11:11,863]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-23 16:42:09,791]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-23 16:42:09,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:09,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:09,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34025472 bytes

[2021-11-23 16:42:09,909]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-23 16:42:09,909]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:09,934]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.002684 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-23 16:42:09,935]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 11:38:36,381]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 11:38:36,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:36,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:36,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34205696 bytes

[2021-11-24 11:38:36,500]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 11:38:36,501]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:36,522]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 6.1e-05 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 6041600 bytes

[2021-11-24 11:38:36,523]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:01:50,693]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 12:01:50,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:50,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:50,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34365440 bytes

[2021-11-24 12:01:50,807]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 12:01:50,808]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:50,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.000101 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5791744 bytes

[2021-11-24 12:01:50,835]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:05:30,001]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 12:05:30,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:30,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:30,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34398208 bytes

[2021-11-24 12:05:30,123]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 12:05:30,123]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:30,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.000932 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:05:30,150]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:11:11,837]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 12:11:11,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:11,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:11,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34353152 bytes

[2021-11-24 12:11:11,952]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 12:11:11,953]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:11,968]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00034 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():23
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5459968 bytes

[2021-11-24 12:11:11,969]mapper_test.py:228:[INFO]: area: 23 level: 4
[2021-11-24 12:57:28,489]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 12:57:28,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:28,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:28,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-11-24 12:57:28,605]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 12:57:28,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:28,622]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.001513 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-24 12:57:28,623]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 13:08:03,644]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 13:08:03,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:03,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:03,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34291712 bytes

[2021-11-24 13:08:03,762]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 13:08:03,762]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:05,416]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 0.000933 secs
Mapping time: 0.001077 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 11272192 bytes

[2021-11-24 13:08:05,416]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 13:31:10,259]mapper_test.py:79:[INFO]: run case "s208_1_comb"
[2021-11-24 13:31:10,259]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:10,260]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:10,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      24.0.  Edge =       80.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       79.  Cut =      233.  T =     0.00 sec
P:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      233.  T =     0.00 sec
F:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      163.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
A:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
E:  Del =    3.00.  Ar =      23.0.  Edge =       77.  Cut =      161.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34136064 bytes

[2021-11-24 13:31:10,377]mapper_test.py:160:[INFO]: area: 24 level: 3
[2021-11-24 13:31:10,377]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:12,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
Mapping time: 5.9e-05 secs
Mapping time: 6e-05 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():25
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v
	Peak memory: 11124736 bytes

[2021-11-24 13:31:12,030]mapper_test.py:228:[INFO]: area: 25 level: 3
