$date
	Mon Jun 13 13:28:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_xnor_gate $end
$var wire 1 ! C $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module xnor_gate_ans $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
1!
$end
#15
0!
1#
#30
0!
0#
1"
#45
1!
1#
#60
