#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Mar 21 21:23:38 2022
# Process ID: 24640
# Current directory: C:/MGWs/SKL_SPI_PL_Env
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27444 C:\MGWs\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.xpr
# Log file: C:/MGWs/SKL_SPI_PL_Env/vivado.log
# Journal file: C:/MGWs/SKL_SPI_PL_Env\vivado.jou
# Running On: DESKTOP-TBK7KCD, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17137 MB
#-----------------------------------------------------------
start_gui
open_project C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/labish/Midget/SKL/SKL_SPI_PL_Env' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_synth_1' of run 'Zed_SPI_xbar_0_synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_synth_1' of run 'Zed_SPI_axi_dma_0_synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_impl_1' of run 'Zed_SPI_xbar_0_impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_impl_1' of run 'Zed_SPI_axi_dma_0_impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MGWs/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Zed_SPI.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Zed_SPI_PL_SPI_ADC_MasterStr_0_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1449.477 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd}
Reading block design file <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>...
Adding component instance block -- xilinx.com:user:PL_SPI_ADAR_v1_0:1.5 - PL_SPI_ADAR_v1_0_0
Adding component instance block -- xilinx.com:user:PL_SPI_ADF4159_v1_0:1.0 - PL_SPI_ADF4159_v1_0_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:LED_Connector_v1_0:1.0 - LED_Connector_v1_0_0
Adding component instance block -- xilinx.com:user:PL_SPI_DDS_v1_0:1.0 - PL_SPI_DDS_v1_0_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- user.org:user:PL_SPI_ADC_MasterStream_v1_0:1.0 - PL_SPI_ADC_MasterStr_0
Successfully read diagram <Zed_SPI> from block design file <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.477 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PL_SPI_ADC_MasterStream_v1_0:1.0 [get_ips  Zed_SPI_PL_SPI_ADC_MasterStr_0_0] -log ip_upgrade.log
Upgrading 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd'
INFO: [IP_Flow 19-3422] Upgraded Zed_SPI_PL_SPI_ADC_MasterStr_0_0 (PL_SPI_ADC_MasterStream_v1_0_v1_0 1.0) from revision 91 to revision 92
Wrote  : <C:\MGWs\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
Wrote  : <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/ui/bd_242aae06.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MGWs/SKL_SPI_PL_Env/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Zed_SPI_PL_SPI_ADC_MasterStr_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name PL_SPI_ADC_MasterStream_v1_0_v1_0_project -directory C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.tmp/PL_SPI_ADC_MasterStream_v1_0_v1_0_project c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/mgws/skl_spi_pl_env/skl_zed_ps_spi.tmp/pl_spi_adc_masterstream_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1524.094 ; gain = 25.168
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MGWs/SKL_ZED_Backup'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1524.094 ; gain = 25.168
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
set_property core_revision 93 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CMOS_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'o_SPI_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'o_SPI_Clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/MGWs/SKL_ZED_Backup
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/MGWs/SKL_ZED_Backup'
upgrade_ip -vlnv user.org:user:PL_SPI_ADC_MasterStream_v1_0:1.0 [get_ips  Zed_SPI_PL_SPI_ADC_MasterStr_0_0] -log ip_upgrade.log
Upgrading 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd'
INFO: [IP_Flow 19-3422] Upgraded Zed_SPI_PL_SPI_ADC_MasterStr_0_0 (PL_SPI_ADC_MasterStream_v1_0_v1_0 1.0) from revision 92 to revision 93
Wrote  : <C:\MGWs\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
Wrote  : <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/ui/bd_242aae06.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MGWs/SKL_SPI_PL_Env/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Zed_SPI_PL_SPI_ADC_MasterStr_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /PL_SPI_ADC_MasterStr_0/i_CMOS_Clk have been updated from connected ip, but BD cell '/PL_SPI_ADC_MasterStr_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </PL_SPI_ADC_MasterStr_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /PL_SPI_ADC_MasterStr_0/m00_axis_aclk have been updated from connected ip, but BD cell '/PL_SPI_ADC_MasterStr_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </PL_SPI_ADC_MasterStr_0> to completely resolve these warnings.
Wrote  : <C:\MGWs\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.srcs\sources_1\bd\Zed_SPI\Zed_SPI.bd> 
VHDL Output written to : c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/synth/Zed_SPI.v
VHDL Output written to : c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/sim/Zed_SPI.v
VHDL Output written to : c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/hdl/Zed_SPI_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_SPI_ADC_MasterStr_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_0/Zed_SPI_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_1/Zed_SPI_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_0/Zed_SPI_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/hw_handoff/Zed_SPI.hwh
Generated Hardware Definition File c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/synth/Zed_SPI.hwdef
generate_target: Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 1836.496 ; gain = 252.957
catch { config_ip_cache -export [get_ips -all Zed_SPI_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_xbar_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zed_SPI_rst_ps7_0_100M_0, cache-ID = 98aea242ec5538f2; cache size = 182.412 MB.
catch { config_ip_cache -export [get_ips -all Zed_SPI_axi_dma_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_PL_SPI_ADC_MasterStr_0_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zed_SPI_auto_pc_0, cache-ID = a7bb86cd648d609a; cache size = 182.412 MB.
catch { config_ip_cache -export [get_ips -all Zed_SPI_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zed_SPI_auto_pc_1, cache-ID = f90c2c96bda3ab92; cache size = 182.412 MB.
catch { config_ip_cache -export [get_ips -all Zed_SPI_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zed_SPI_auto_us_0, cache-ID = 18aa264dd2170c4c; cache size = 182.412 MB.
export_ip_user_files -of_objects [get_files C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
launch_runs Zed_SPI_xbar_0_synth_1 Zed_SPI_axi_dma_0_synth_1 Zed_SPI_processing_system7_0_0_synth_1 Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1 -jobs 6
[Mon Mar 21 21:41:32 2022] Launched Zed_SPI_xbar_0_synth_1, Zed_SPI_axi_dma_0_synth_1, Zed_SPI_processing_system7_0_0_synth_1, Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1...
Run output will be captured here:
Zed_SPI_xbar_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_xbar_0_synth_1/runme.log
Zed_SPI_axi_dma_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_axi_dma_0_synth_1/runme.log
Zed_SPI_processing_system7_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_processing_system7_0_0_synth_1/runme.log
Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -directory C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.ip_user_files/sim_scripts -ip_user_files_dir C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.ip_user_files -ipstatic_source_dir C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.cache/compile_simlib/modelsim} {questa=C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.cache/compile_simlib/questa} {riviera=C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.cache/compile_simlib/riviera} {activehdl=C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 21 21:42:02 2022] Launched Zed_SPI_xbar_0_synth_1, Zed_SPI_axi_dma_0_synth_1, Zed_SPI_processing_system7_0_0_synth_1, Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1, synth_1...
Run output will be captured here:
Zed_SPI_xbar_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_xbar_0_synth_1/runme.log
Zed_SPI_axi_dma_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_axi_dma_0_synth_1/runme.log
Zed_SPI_processing_system7_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_processing_system7_0_0_synth_1/runme.log
Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_1/runme.log
[Mon Mar 21 21:42:03 2022] Launched impl_1...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.496 ; gain = 0.000
report_ip_status -name ip_status 
reset_run synth_1
reset_run Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 21 22:55:16 2022] Launched Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1, synth_1...
Run output will be captured here:
Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_1/runme.log
[Mon Mar 21 22:55:16 2022] Launched impl_1...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/runme.log
reset_run synth_1
reset_run Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1

create_run synth_2 -flow {Vivado Synthesis 2021}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg484-1
launch_runs impl_2 -jobs 6
[Mon Mar 21 23:14:27 2022] Launched Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1, synth_2...
Run output will be captured here:
Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
synth_2: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_2/runme.log
[Mon Mar 21 23:14:27 2022] Launched impl_2...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_2/runme.log
get_param general.maxThread
ERROR: [Common 17-153] Param 'general.maxThread' does not exist
get_param general.maxThreads
2
set_param general.maxThreads 8
8
reset_run Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 21 23:18:09 2022] Launched Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1, synth_1...
Run output will be captured here:
Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
synth_1: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_1/runme.log
[Mon Mar 21 23:18:09 2022] Launched impl_1...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/runme.log
reset_run synth_1
reset_run Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1

launch_runs synth_1 -jobs 6
[Mon Mar 21 23:20:32 2022] Launched Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1/runme.log
[Mon Mar 21 23:20:32 2022] Launched synth_1...
Run output will be captured here: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/synth_1/runme.log
delete_runs "synth_2"
INFO: [Vivado 12-3261] Dependent run, 'impl_2', will be deleted with parent run, 'synth_2'.
reset_run synth_1
reset_run Zed_SPI_PL_SPI_ADC_MasterStr_0_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 23:23:40 2022...
