"Step 0","Step 1","Step 2","Step 3","Step 4","Step 5","Step 6","Step 7","Step 8","Step 9","Step 10","Step 11","Step 12","Step 13","Step 14","Step 15","Step 16","Step 17","Step 18","Step 19","Step 20","Step 21","Step 22","Step 23","Step 24","Step 25","Step 26","Step 27","Step 28","Step 29","Step 30","Step 31","Step 32","Step 33","Step 34","Step 35","Step 36","Step 37","Step 38","Step 39","Step 40","Step 41","Step 42","Step 43","Step 44","Step 45","Step 46","Step 47","Step 48","Step 49","Step 50","Step 51","Step 52","Step 53","Step 54","Step 55","Step 56","Step 57","Step 58","Step 59","Step 60","Step 61","Step 62","Step 63","Step 64","Step 65","Step 66","Step 67","Step 68","Step 69","Step 70","Step 71","Step 72","Step 73","Step 74","Step 75","Step 76","Step 77","Step 78","Step 79","Step 80","Step 81","Step 82","Step 83","Step 84","Step 85","Step 86","Step 87","Step 88","Step 89","Step 90","Step 91","Step 92","Step 93","Step 94","Step 95","Step 96","Step 97","Step 98","Step 99",
"IF 0
instr: 00100513
pc: 1","IF 1
instr: 00000013
pc: 2","IF 2
instr: 00000013
pc: 3","IF 3
instr: 00000013
pc: 4","IF 4
instr: 40a005b3
pc: 5","IF 5
instr: 00a50633
pc: 6","IF 6
instr: 00000013
pc: 7","IF 7
instr: 00000013
pc: 8","IF 8
instr: 00000013
pc: 9","IF 9
instr: 00c60633
pc: 10","IF 10
instr: 7ff00693
pc: 11","IF 11
instr: 00000013
pc: 12","IF 12
instr: 00000013
pc: 13","IF 13
instr: 00b60733
pc: 14","IF 14
instr: 00000013
pc: 15","IF 15
instr: 00000013
pc: 16","IF 16
instr: 00000013
pc: 17","IF 17
instr: 40e607b3
pc: 18","IF 18
instr: 00568813
pc: 19","IF 19
instr: 000628b7
pc: 20","IF 20
instr: 00000917
pc: 21","IF 21
instr: 00100013
pc: 22","IF 22
instr: 00100013
pc: 23","IF 23
instr: 00100013
pc: 24","IF 24
instr: 00100013
pc: 25","IF 25
instr: 00100013
pc: 26","IF 26
instr: 00100013
pc: 27","IF 27
instr: 00100013
pc: 28","IF 28
instr: 00100013
pc: 29","IF 29
instr: 00100013
pc: 30","IF 30
instr: 00100013
pc: 31","IF 31
instr: 00100013
pc: 32","IF 32
instr: 00100013
pc: 33","IF 33
instr: 00100013
pc: 34","IF 34
instr: 00100013
pc: 35","IF 35
instr: 00100013
pc: 36","IF 36
instr: 00100013
pc: 37","IF 37
instr: 00100013
pc: 38","IF 38
instr: 00100013
pc: 39","IF 39
instr: 00100013
pc: 40","IF 40
instr: 00100013
pc: 41","IF 41
instr: 00100013
pc: 42","IF 42
instr: 00100013
pc: 43","IF 43
instr: 00100013
pc: 44","IF 44
instr: 00100013
pc: 45","IF 45
instr: 00100013
pc: 46","IF 46
instr: 00100013
pc: 47","IF 47
instr: 00100013
pc: 48","IF 48
instr: 00100013
pc: 49","IF 49
instr: 00100013
pc: 50","IF 50
instr: 00100013
pc: 51","IF 51
instr: 00100013
pc: 52","IF 52
instr: 00100013
pc: 53","IF 53
instr: 00100013
pc: 54","IF 54
instr: 00100013
pc: 55","IF 55
instr: 00100013
pc: 56","IF 56
instr: 00100013
pc: 57","IF 57
instr: 00100013
pc: 58","IF 58
instr: 00100013
pc: 59","IF 59
instr: 00100013
pc: 60","IF 60
instr: 00100013
pc: 61","IF 61
instr: 00100013
pc: 62","IF 62
instr: 00100013
pc: 63","IF 63
instr: 00100013
pc: 64","IF 64
instr: 00100013
pc: 65","IF 65
instr: 00100013
pc: 66","IF 66
instr: 00100013
pc: 67","IF 67
instr: 00100013
pc: 68","IF 68
instr: 00100013
pc: 69","IF 69
instr: 00100013
pc: 70","IF 70
instr: 00100013
pc: 71","IF 71
instr: 00100013
pc: 72","IF 72
instr: 00100013
pc: 73","IF 73
instr: 00100013
pc: 74","IF 74
instr: 00100013
pc: 75","IF 75
instr: 00100013
pc: 76","IF 76
instr: 00100013
pc: 77","IF 77
instr: 00100013
pc: 78","IF 78
instr: 00100013
pc: 79","IF 79
instr: 00100013
pc: 80","IF 80
instr: 00100013
pc: 81","IF 81
instr: 00100013
pc: 82","IF 82
instr: 00100013
pc: 83","IF 83
instr: 00100013
pc: 84","IF 84
instr: 00100013
pc: 85","IF 85
instr: 00100013
pc: 86","IF 86
instr: 00100013
pc: 87","IF 87
instr: 00100013
pc: 88","IF 88
instr: 00100013
pc: 89","IF 89
instr: 00100013
pc: 90","IF 90
instr: 00100013
pc: 91","IF 91
instr: 00100013
pc: 92","IF 92
instr: 00100013
pc: 93","IF 93
instr: 00100013
pc: 94","IF 94
instr: 00100013
pc: 95","IF 95
instr: 00100013
pc: 96","IF 96
instr: 00100013
pc: 97","IF 97
instr: 00100013
pc: 98","IF 98
instr: 00100013
pc: 99","IF 99
instr: 00100013
pc: 100",
"Decode -1
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 0","Decode 0
IN--------------
_instruction: 00100513
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 10
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 1","Decode 1
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 2","Decode 2
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 3","Decode 3
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 4","Decode 4
IN--------------
_instruction: 40a005b3
OUT-------------
imm: 0
rs1: 0
rs2: 10
shamt: 10
func3: 0
func7: 32
opcode: 51
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 11
AluSrc: 0
AluOp: 2
AluControl: 6
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 5","Decode 5
IN--------------
_instruction: 00a50633
OUT-------------
imm: 0
rs1: 10
rs2: 10
shamt: 10
func3: 0
func7: 0
opcode: 51
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 12
AluSrc: 0
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 6","Decode 6
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 7","Decode 7
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 8","Decode 8
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 9","Decode 9
IN--------------
_instruction: 00c60633
OUT-------------
imm: 0
rs1: 12
rs2: 12
shamt: 12
func3: 0
func7: 0
opcode: 51
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 12
AluSrc: 0
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 10","Decode 10
IN--------------
_instruction: 7ff00693
OUT-------------
imm: 2047
rs1: 0
rs2: 31
shamt: 31
func3: 0
func7: 63
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 13
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 11","Decode 11
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 12","Decode 12
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 13","Decode 13
IN--------------
_instruction: 00b60733
OUT-------------
imm: 0
rs1: 12
rs2: 11
shamt: 11
func3: 0
func7: 0
opcode: 51
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 14
AluSrc: 0
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 14","Decode 14
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 15","Decode 15
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 16","Decode 16
IN--------------
_instruction: 00000013
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 17","Decode 17
IN--------------
_instruction: 40e607b3
OUT-------------
imm: 0
rs1: 12
rs2: 14
shamt: 14
func3: 0
func7: 32
opcode: 51
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 15
AluSrc: 0
AluOp: 2
AluControl: 6
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 18","Decode 18
IN--------------
_instruction: 00568813
OUT-------------
imm: 5
rs1: 13
rs2: 5
shamt: 5
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 16
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 19","Decode 19
IN--------------
_instruction: 000628b7
OUT-------------
imm: 401408
rs1: 12
rs2: 0
shamt: 0
func3: 2
func7: 0
opcode: 55
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 17
AluSrc: 1
AluOp: 4
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 20","Decode 20
IN--------------
_instruction: 00000917
OUT-------------
imm: 0
rs1: 0
rs2: 0
shamt: 0
func3: 0
func7: 0
opcode: 23
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 18
AluSrc: 1
AluOp: 5
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 21","Decode 21
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 22","Decode 22
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 23","Decode 23
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 24","Decode 24
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 25","Decode 25
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 26","Decode 26
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 27","Decode 27
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 28","Decode 28
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 29","Decode 29
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 30","Decode 30
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 31","Decode 31
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 32","Decode 32
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 33","Decode 33
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 34","Decode 34
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 35","Decode 35
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 36","Decode 36
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 37","Decode 37
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 38","Decode 38
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 39","Decode 39
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 40","Decode 40
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 41","Decode 41
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 42","Decode 42
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 43","Decode 43
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 44","Decode 44
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 45","Decode 45
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 46","Decode 46
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 47","Decode 47
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 48","Decode 48
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 49","Decode 49
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 50","Decode 50
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 51","Decode 51
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 52","Decode 52
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 53","Decode 53
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 54","Decode 54
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 55","Decode 55
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 56","Decode 56
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 57","Decode 57
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 58","Decode 58
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 59","Decode 59
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 60","Decode 60
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 61","Decode 61
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 62","Decode 62
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 63","Decode 63
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 64","Decode 64
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 65","Decode 65
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 66","Decode 66
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 67","Decode 67
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 68","Decode 68
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 69","Decode 69
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 70","Decode 70
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 71","Decode 71
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 72","Decode 72
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 73","Decode 73
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 74","Decode 74
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 75","Decode 75
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 76","Decode 76
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 77","Decode 77
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 78","Decode 78
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 79","Decode 79
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 80","Decode 80
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 81","Decode 81
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 82","Decode 82
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 83","Decode 83
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 84","Decode 84
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 85","Decode 85
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 86","Decode 86
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 87","Decode 87
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 88","Decode 88
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 89","Decode 89
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 90","Decode 90
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 91","Decode 91
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 92","Decode 92
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 93","Decode 93
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 94","Decode 94
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 95","Decode 95
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 96","Decode 96
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 97","Decode 97
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 98","Decode 98
IN--------------
_instruction: 00100013
OUT-------------
imm: 1
rs1: 0
rs2: 1
shamt: 1
func3: 0
func7: 0
opcode: 19
MemWrite: 0
MemRead: 0
RegWrite: 1
RegDest: 0
AluSrc: 1
AluOp: 2
AluControl: 2
Branch: 0
MemToReg: 0
RegDataSrc: 0
PCSrc: 0
PC_out: 99",
"Execute -2
in_RegWrite 1
in_RegDest 0
_imm x
out_RegWrite x
out_RegDest x
alu.AluControl xxxx
alu.a 0
alu.b x
alu.result 0","Execute -1
in_RegWrite 1
in_RegDest 10
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 0
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 10
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 1
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 2
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 3
in_RegWrite 1
in_RegDest 11
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 4
in_RegWrite 1
in_RegDest 12
_imm 0
out_RegWrite 1
out_RegDest 11
alu.AluControl 0110
alu.a 1
alu.b 1
alu.result 0","Execute 5
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 12
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 6
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 7
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 8
in_RegWrite 1
in_RegDest 12
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 9
in_RegWrite 1
in_RegDest 13
_imm 0
out_RegWrite 1
out_RegDest 12
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 10
in_RegWrite 1
in_RegDest 0
_imm 2047
out_RegWrite 1
out_RegDest 13
alu.AluControl 0010
alu.a 0
alu.b 2047
alu.result 2047","Execute 11
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 12
in_RegWrite 1
in_RegDest 14
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 13
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 14
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 14
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 15
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 16
in_RegWrite 1
in_RegDest 15
_imm 0
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 0
alu.result 0","Execute 17
in_RegWrite 1
in_RegDest 16
_imm 0
out_RegWrite 1
out_RegDest 15
alu.AluControl 0110
alu.a 2047
alu.b 0
alu.result 2047","Execute 18
in_RegWrite 1
in_RegDest 17
_imm 5
out_RegWrite 1
out_RegDest 16
alu.AluControl 0010
alu.a 0
alu.b 5
alu.result 5","Execute 19
in_RegWrite 1
in_RegDest 18
_imm 401408
out_RegWrite 1
out_RegDest 17
alu.AluControl 0010
alu.a 0
alu.b 401408
alu.result 401408","Execute 20
in_RegWrite 1
in_RegDest 0
_imm 0
out_RegWrite 1
out_RegDest 18
alu.AluControl 0010
alu.a 22
alu.b 0
alu.result 22","Execute 21
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 22
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 23
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 24
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 25
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 26
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 27
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 28
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 29
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 30
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 31
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 32
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 33
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 34
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 35
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 36
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 37
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 38
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 39
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 40
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 41
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 42
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 43
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 44
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 45
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 46
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 47
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 48
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 49
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 50
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 51
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 52
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 53
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 54
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 55
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 56
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 57
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 58
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 59
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 60
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 61
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 62
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 63
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 64
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 65
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 66
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 67
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 68
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 69
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 70
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 71
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 72
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 73
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 74
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 75
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 76
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 77
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 78
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 79
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 80
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 81
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 82
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 83
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 84
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 85
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 86
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 87
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 88
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 89
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 90
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 91
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 92
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 93
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 94
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 95
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 96
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1","Execute 97
in_RegWrite 1
in_RegDest 0
_imm 1
out_RegWrite 1
out_RegDest 0
alu.AluControl 0010
alu.a 0
alu.b 1
alu.result 1",
"Memory -3
in_RegWrite x
in_RegDest x
out_RegWrite x
out_RegDest x","Memory -2
in_RegWrite 1
in_RegDest 0
out_RegWrite x
out_RegDest x","Memory -1
in_RegWrite 1
in_RegDest 10
out_RegWrite 1
out_RegDest 0","Memory 0
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 10","Memory 1
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 2
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 3
in_RegWrite 1
in_RegDest 11
out_RegWrite 1
out_RegDest 0","Memory 4
in_RegWrite 1
in_RegDest 12
out_RegWrite 1
out_RegDest 11","Memory 5
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 12","Memory 6
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 7
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 8
in_RegWrite 1
in_RegDest 12
out_RegWrite 1
out_RegDest 0","Memory 9
in_RegWrite 1
in_RegDest 13
out_RegWrite 1
out_RegDest 12","Memory 10
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 13","Memory 11
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 12
in_RegWrite 1
in_RegDest 14
out_RegWrite 1
out_RegDest 0","Memory 13
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 14","Memory 14
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 15
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 16
in_RegWrite 1
in_RegDest 15
out_RegWrite 1
out_RegDest 0","Memory 17
in_RegWrite 1
in_RegDest 16
out_RegWrite 1
out_RegDest 15","Memory 18
in_RegWrite 1
in_RegDest 17
out_RegWrite 1
out_RegDest 16","Memory 19
in_RegWrite 1
in_RegDest 18
out_RegWrite 1
out_RegDest 17","Memory 20
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 18","Memory 21
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 22
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 23
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 24
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 25
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 26
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 27
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 28
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 29
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 30
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 31
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 32
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 33
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 34
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 35
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 36
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 37
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 38
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 39
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 40
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 41
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 42
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 43
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 44
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 45
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 46
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 47
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 48
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 49
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 50
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 51
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 52
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 53
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 54
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 55
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 56
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 57
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 58
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 59
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 60
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 61
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 62
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 63
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 64
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 65
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 66
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 67
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 68
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 69
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 70
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 71
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 72
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 73
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 74
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 75
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 76
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 77
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 78
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 79
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 80
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 81
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 82
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 83
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 84
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 85
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 86
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 87
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 88
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 89
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 90
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 91
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 92
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 93
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 94
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 95
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","Memory 96
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0",
"WB -4
in_RegWrite x
in_RegDest x
out_RegWrite x
out_RegDest x","WB -3
in_RegWrite x
in_RegDest x
out_RegWrite x
out_RegDest x","WB -2
in_RegWrite 1
in_RegDest 0
out_RegWrite x
out_RegDest x","WB -1
in_RegWrite 1
in_RegDest 10
out_RegWrite 1
out_RegDest 0","WB 0
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 10","WB 1
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 2
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 3
in_RegWrite 1
in_RegDest 11
out_RegWrite 1
out_RegDest 0","WB 4
in_RegWrite 1
in_RegDest 12
out_RegWrite 1
out_RegDest 11","WB 5
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 12","WB 6
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 7
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 8
in_RegWrite 1
in_RegDest 12
out_RegWrite 1
out_RegDest 0","WB 9
in_RegWrite 1
in_RegDest 13
out_RegWrite 1
out_RegDest 12","WB 10
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 13","WB 11
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 12
in_RegWrite 1
in_RegDest 14
out_RegWrite 1
out_RegDest 0","WB 13
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 14","WB 14
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 15
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 16
in_RegWrite 1
in_RegDest 15
out_RegWrite 1
out_RegDest 0","WB 17
in_RegWrite 1
in_RegDest 16
out_RegWrite 1
out_RegDest 15","WB 18
in_RegWrite 1
in_RegDest 17
out_RegWrite 1
out_RegDest 16","WB 19
in_RegWrite 1
in_RegDest 18
out_RegWrite 1
out_RegDest 17","WB 20
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 18","WB 21
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 22
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 23
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 24
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 25
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 26
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 27
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 28
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 29
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 30
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 31
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 32
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 33
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 34
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 35
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 36
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 37
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 38
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 39
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 40
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 41
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 42
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 43
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 44
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 45
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 46
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 47
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 48
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 49
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 50
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 51
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 52
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 53
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 54
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 55
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 56
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 57
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 58
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 59
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 60
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 61
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 62
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 63
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 64
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 65
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 66
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 67
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 68
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 69
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 70
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 71
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 72
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 73
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 74
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 75
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 76
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 77
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 78
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 79
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 80
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 81
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 82
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 83
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 84
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 85
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 86
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 87
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 88
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 89
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 90
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 91
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 92
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 93
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 94
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0","WB 95
in_RegWrite 1
in_RegDest 0
out_RegWrite 1
out_RegDest 0",
"Register bank
Write enable x
Write address x
Write value x
a0=x10 0
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable x
Write address x
Write value x
a0=x10 0
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable x
Write address x
Write value 0
a0=x10 0
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 0
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 10
Write value 1
a0=x10 0
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 11
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 12
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 12
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 13
Write value 2047
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 0
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 14
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 0
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 15
Write value 2047
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 0
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 16
Write value 5
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 0
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 17
Write value 401408
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 0
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 18
Write value 22
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 0
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0","Register bank
Write enable 1
Write address 0
Write value 1
a0=x10 1
a1=x11 0
a2=x12 0
a3=x13 2047
a4=x14 0
a5=x15 2047
a6=x16 5
a7=x17 401408
s2=x18 22
s3=x19 0
s4=x20 0
s5=x21 0
s6=x22 0
s7=x23 0
s8=x24 0
s9=x25 0
s10=x26 0
s11=x27 0",
"","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",
