In this project a 16 stage, 8 bit wide, first in first out (FIFO) memory array is implemented in Verilog along with an associated testbench file.
Below is a RTL schematic of the FIFO memory.

![FIFO rtl schematic](https://github.com/jdakrofi/FPGA_FIFO/assets/110293638/9fedfd8b-c14b-48bb-b7ae-eaf5f5c8d4a8)

The code in this project is based entirely on the following tutorial (https://www.fpga4student.com/2017/01/verilog-code-for-single-cycle-MIPS-processor.html)
