Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity count4 is
   PORT(RST  : in std_logic;
        CLK  : in std_logic;
        Q    : out unsigned(3 downto 0);
        EN   : in std_logic;
        CLR  : in std_logic;
        LD   : in std_logic;
        LOAD : in unsigned (3 downto 0));
end entity;


architecture count4_arch of count4  is
signal CONT: unsigned (3 downto 0);
begin
	process (CLK, RST)
		begin
		if RST = '1' then
			CONT <= "0000";
		elsif CLK' event and CLK = '1' then
			if CLR = '1'then
			CONT <= "0000";
			else
			if EN = '1' then
				if LD = '1' then
				CONT <= LOAD;
				ilse
				CONT <= CONT+1;
				end IF;
			end If;
			end If;
			end If;
	end process;
	
	Q <= CONT;
	
end architecture;