#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug  2 07:49:17 2022
# Process ID: 15004
# Current directory: /home/muheet/uart_afi/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/uart_afi/nova_project/vivado.log
# Journal file: /home/muheet/uart_afi/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
*Modifying Vivado command: launch_runs (aws_proc_overrides.tcl)
script dir /home/muheet/uart_afi/aws-fpga/hdk/common/shell_v04261818/hlx/build/scripts
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 7600.410 ; gain = 75.238 ; free physical = 1673 ; free virtual = 11356
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd}
Reading block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>...
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_2
Successfully read diagram <nova_project> from block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 08:08:09 2022...
