use chip;
use core::cell::Cell;
use core::mem;
use kernel::hil::Controller;
use kernel::hil::alarm::{Alarm, AlarmClient, Freq32KHz};
use nvic;
use peripheral_interrupts::NvicIdx;
use peripheral_registers::{RTC1_BASE, RTC1};

fn rtc1() -> &'static RTC1 {
    unsafe { mem::transmute(RTC1_BASE as usize) }
}

pub struct Rtc {
    callback: Cell<Option<&'static AlarmClient>>,
}

pub static mut RTC: Rtc = Rtc { callback: Cell::new(None) };

impl Controller for Rtc {
    type Config = &'static AlarmClient;

    fn configure(&self, client: &'static AlarmClient) {
        self.callback.set(Some(client));

        // FIXME: what to do here?
        // self.start();
        // Set counter incrementing frequency to 16KHz
        // rtc1().prescaler.set(1);
    }
}

// CLEAR, STOP, START and TRIGOVRFLW tasks have up to 46us delay to process.
// See 18.1.8 "TASK and EVENT jitter/delay" on the nRF51 Reference Manual.
//
// wait_task() will delay approximately this time. For a 16 MHz CPU,
// 1us == 16 instructions (assuming each instruction takes one cycle).
#[inline(never)]
fn wait_task() {
    // The inner loop instructions are: 14 NOPs + 1 SUBS + 1 CMP
    unsafe {
        asm!(
            "movs r0, #47\n\
            1:\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            nop\n\
            subs r0, #1\n\
            cmp r0, #0\n\
            bne.n 1b"
            : /* no output */
            : /* no input */
            : "r0"
        );
    }
}

const COMPARE0_EVENT: u32 = 1 << 16;

impl Rtc {
    pub fn start(&self) {
        // This function takes a nontrivial amount of time
        // So it should only be called during initialization, not each tick
        nvic::clear_pending(NvicIdx::RTC1);
        rtc1().prescaler.set(0);
        rtc1().tasks_start.set(1);
        wait_task();
    }

    pub fn enable_nvic(&self) {
        nvic::enable(NvicIdx::RTC1);
    }

    pub fn disable_interrupts(&self) {
        rtc1().intenset.set(COMPARE0_EVENT);
    }

    pub fn enable_interrupts(&self) {
        rtc1().intenclr.set(COMPARE0_EVENT);
    }

    fn stop(&self) {
        rtc1().cc[0].set(0);
        rtc1().tasks_stop.set(1);
    }

    fn is_running(&self) -> bool {
        rtc1().evten.get() & (COMPARE0_EVENT) == (COMPARE0_EVENT)
    }

    pub fn handle_interrupt(&self) {
        nvic::clear_pending(NvicIdx::RTC1);
        self.callback.get().map(|cb| {
            cb.fired();
        });
    }

    pub fn set_client(&self, client: &'static AlarmClient) {
        self.callback.set(Some(client));
    }
}

impl Alarm for Rtc {
    type Frequency = Freq32KHz;

    fn now(&self) -> u32 {
        rtc1().counter.get()
    }

    fn disable_alarm(&self) {
        // Rather than stopping the timer itself, we just stop listening for it
        // If we were to turn it off entirely, it would add a large amount of overhead each tick
        rtc1().cc[0].set(0);
        nvic::disable(NvicIdx::RTC1);
        rtc1().intenclr.set(COMPARE0_EVENT);
    }

    fn set_alarm(&self, tics: u32) {
        // Similarly to the disable function, here we don't restart the timer
        // Instead, we just listen for it again
        rtc1().cc[0].set(tics);
        rtc1().intenset.set(COMPARE0_EVENT);
        nvic::clear_pending(NvicIdx::RTC1);
    }

    fn get_alarm(&self) -> u32 {
        rtc1().cc[0].get()
    }

    fn is_armed(&self) -> bool {
        self.is_running()
    }
}

#[no_mangle]
#[allow(non_snake_case)]
pub unsafe extern "C" fn RTC1_Handler() {
    use kernel::common::Queue;
    nvic::disable(NvicIdx::RTC1);
    chip::INTERRUPT_QUEUE.as_mut().unwrap().enqueue(NvicIdx::RTC1);
}
