Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Feb 16 13:26:50 2017
| Host         : beibei running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on data_I[0] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on data_I[10] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on data_I[11] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on data_I[12] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on data_I[13] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on data_I[1] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on data_I[2] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on data_I[3] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on data_I[4] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on data_I[5] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on data_I[6] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on data_I[7] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on data_I[8] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on data_I[9] relative to clock(s) VIRTUAL_clk_150m_clk_wiz_0 
Related violations: <none>


