// Generated by CIRCT unknown git version
module Diverging8bit(	// file.cleaned.mlir:2:3
  input  [7:0]  In,	// file.cleaned.mlir:2:31
  input         clk,	// file.cleaned.mlir:2:44
  output [11:0] CCin	// file.cleaned.mlir:2:59
);

  wire _GEN;	// file.cleaned.mlir:107:11
  wire _GEN_0;	// file.cleaned.mlir:103:11
  wire _GEN_1;	// file.cleaned.mlir:99:11
  wire _GEN_2;	// file.cleaned.mlir:94:11
  wire _GEN_3;	// file.cleaned.mlir:87:11
  wire _GEN_4;	// file.cleaned.mlir:82:11
  wire _GEN_5;	// file.cleaned.mlir:78:11
  wire _GEN_6;	// file.cleaned.mlir:74:11
  wire _GEN_7;	// file.cleaned.mlir:69:11
  wire _GEN_8;	// file.cleaned.mlir:62:11
  assign _GEN_8 = In[0] & In[1] & In[2] & In[3];	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :62:11
  assign _GEN_7 = In[0] & ~(In[2]) | In[0] & ~(In[3]) | In[0] & ~(In[1]);	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11
  assign _GEN_6 = In[1] & ~(In[3]) | ~(In[0]) & In[1] | In[1] & ~(In[2]);	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :63:11, :65:11, :70:11, :71:11, :72:11, :73:11, :74:11
  assign _GEN_5 = In[2] & ~(In[3]) | ~(In[1]) & In[2] | ~(In[0]) & In[2];	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :65:11, :67:11, :71:11, :75:11, :76:11, :77:11, :78:11
  assign _GEN_4 = ~(In[0]) & In[3] | ~(In[1]) & In[3] | ~(In[2]) & In[3];	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :63:11, :67:11, :71:11, :79:11, :80:11, :81:11, :82:11
  assign _GEN_3 = In[4] & In[5] & In[6] & In[7];	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :87:11
  assign _GEN_2 = In[4] & ~(In[6]) | In[4] & ~(In[7]) | In[4] & ~(In[5]);	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11
  assign _GEN_1 = In[5] & ~(In[7]) | In[5] & ~(In[6]) | ~(In[4]) & In[5];	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :88:11, :90:11, :95:11, :96:11, :97:11, :98:11, :99:11
  assign _GEN_0 = In[6] & ~(In[7]) | ~(In[4]) & In[6] | ~(In[5]) & In[6];	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :90:11, :92:11, :97:11, :100:11, :101:11, :102:11, :103:11
  assign _GEN = ~(In[6]) & In[7] | ~(In[4]) & In[7] | ~(In[5]) & In[7];	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :88:11, :92:11, :97:11, :104:11, :105:11, :106:11, :107:11
  assign CCin =
    {_GEN, 11'h0}
    | ({1'h0, _GEN_0, 10'h0}
       | ({2'h0, _GEN_3, 9'h0}
          | ({3'h0, _GEN_1, 8'h0}
             | ({4'h0, _GEN_2, 7'h0}
                | ({5'h0, _GEN_3, 6'h0}
                   | ({6'h0, _GEN_4, 5'h0}
                      | ({7'h0, _GEN_5, 4'h0}
                         | ({8'h0, _GEN_8, 3'h0}
                            | ({9'h0, _GEN_6, 2'h0}
                               | ({10'h0, _GEN_7, 1'h0} | {11'h0, _GEN_8}) & 12'hFFB)
                            & 12'hFF7) & 12'hFEF) & 12'hFDF) & 12'hFBF) & 12'hF7F)
             & 12'hEFF) & 12'hDFF) & 12'hBFF) & 12'h7FF;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:14, :9:14, :10:14, :11:15, :12:14, :14:18, :15:19, :16:18, :17:18, :18:18, :19:17, :20:17, :21:17, :22:16, :23:16, :24:15, :25:10, :26:10, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :33:10, :34:10, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :62:11, :69:11, :74:11, :78:11, :82:11, :87:11, :94:11, :99:11, :103:11, :107:11, :108:5
endmodule

