read -sv run_verilog_mid/adder_32b_18_68_2784a60dbb24a3f837c36b90c88eb325.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_68_2784a60dbb24a3f837c36b90c88eb325_yosys.v
