{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723651053176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723651053176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:57:33 2024 " "Processing started: Wed Aug 14 12:57:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723651053176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723651053176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723651053176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723651053687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behav " "Found design unit 1: processor-behav" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054216 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723651054222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 3 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_array_pkg " "Found design unit 1: bus_array_pkg" {  } { { "datapath.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 datapath-behav " "Found design unit 2: datapath-behav" {  } { { "datapath.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054235 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u1\"" {  } { { "processor.vhd" "u1" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "ram.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054250 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM datapath:u1\|RAM:d " "Elaborating entity \"RAM\" for hierarchy \"datapath:u1\|RAM:d\"" {  } { { "datapath.vhd" "d" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_1.vhd 2 1 " "Using design file mux4_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-behav " "Found design unit 1: mux4_1-behav" {  } { { "mux4_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054267 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 datapath:u1\|mux4_1:m " "Elaborating entity \"mux4_1\" for hierarchy \"datapath:u1\|mux4_1:m\"" {  } { { "datapath.vhd" "m" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054268 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behav " "Found design unit 1: regfile-behav" {  } { { "regfile.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/regfile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054281 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:u1\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:u1\|regfile:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054282 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode16.vhd 2 1 " "Using design file decode16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode16-behav " "Found design unit 1: decode16-behav" {  } { { "decode16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/decode16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054299 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode16 " "Found entity 1: decode16" {  } { { "decode16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/decode16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode16 datapath:u1\|regfile:rf\|decode16:deco " "Elaborating entity \"decode16\" for hierarchy \"datapath:u1\|regfile:rf\|decode16:deco\"" {  } { { "regfile.vhd" "deco" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/regfile.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg16.vhd 2 1 " "Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-behav " "Found design unit 1: reg16-behav" {  } { { "reg16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/reg16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054318 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:u1\|regfile:rf\|reg16:\\regs:15:reg " "Elaborating entity \"reg16\" for hierarchy \"datapath:u1\|regfile:rf\|reg16:\\regs:15:reg\"" {  } { { "regfile.vhd" "\\regs:15:reg" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/regfile.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16_1.vhd 2 1 " "Using design file mux16_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_1-main " "Found design unit 1: mux16_1-main" {  } { { "mux16_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux16_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054362 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux16_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 datapath:u1\|regfile:rf\|mux16_1:mux0 " "Elaborating entity \"mux16_1\" for hierarchy \"datapath:u1\|regfile:rf\|mux16_1:mux0\"" {  } { { "regfile.vhd" "mux0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/regfile.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:u1\|alu:al " "Elaborating entity \"alu\" for hierarchy \"datapath:u1\|alu:al\"" {  } { { "datapath.vhd" "al" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/datapath.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout alu.vhd(15) " "Verilog HDL or VHDL warning at alu.vhd(15): object \"cout\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723651054383 "|processor|datapath:u1|alu:al"}
{ "Warning" "WSGN_SEARCH_FILE" "barrel_shifter.vhd 2 1 " "Using design file barrel_shifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-behav " "Found design unit 1: barrel_shifter-behav" {  } { { "barrel_shifter.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054398 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter datapath:u1\|alu:al\|barrel_shifter:bs " "Elaborating entity \"barrel_shifter\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\"" {  } { { "alu.vhd" "bs" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_8.vhd 2 1 " "Using design file shifter_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_8-behav " "Found design unit 1: shifter_8-behav" {  } { { "shifter_8.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054417 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_8 " "Found entity 1: shifter_8" {  } { { "shifter_8.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_8 datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_8:s3 " "Elaborating entity \"shifter_8\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_8:s3\"" {  } { { "barrel_shifter.vhd" "s3" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054419 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723651054437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behav " "Found design unit 1: mux-behav" {  } { { "mux.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054438 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_8:s3\|mux:m0 " "Elaborating entity \"mux\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_8:s3\|mux:m0\"" {  } { { "shifter_8.vhd" "m0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_8.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054439 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_4.vhd 2 1 " "Using design file shifter_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_4-behav " "Found design unit 1: shifter_4-behav" {  } { { "shifter_4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054473 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_4 " "Found entity 1: shifter_4" {  } { { "shifter_4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_4 datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_4:s2 " "Elaborating entity \"shifter_4\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_4:s2\"" {  } { { "barrel_shifter.vhd" "s2" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_2.vhd 2 1 " "Using design file shifter_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_2-behav " "Found design unit 1: shifter_2-behav" {  } { { "shifter_2.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054511 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_2 " "Found entity 1: shifter_2" {  } { { "shifter_2.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_2 datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_2:s1 " "Elaborating entity \"shifter_2\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_2:s1\"" {  } { { "barrel_shifter.vhd" "s1" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_1.vhd 2 1 " "Using design file shifter_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-behav " "Found design unit 1: shifter_1-behav" {  } { { "shifter_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054554 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "shifter_1.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/shifter_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1 datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_1:s0 " "Elaborating entity \"shifter_1\" for hierarchy \"datapath:u1\|alu:al\|barrel_shifter:bs\|shifter_1:s0\"" {  } { { "barrel_shifter.vhd" "s0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/barrel_shifter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alext.vhd 2 1 " "Using design file alext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alext-behav " "Found design unit 1: alext-behav" {  } { { "alext.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alext " "Found entity 1: alext" {  } { { "alext.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alext datapath:u1\|alu:al\|alext:u0 " "Elaborating entity \"alext\" for hierarchy \"datapath:u1\|alu:al\|alext:u0\"" {  } { { "alu.vhd" "u0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador16.vhd 2 1 " "Using design file somador16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16-behav " "Found design unit 1: somador16-behav" {  } { { "somador16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/somador16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054629 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16 " "Found entity 1: somador16" {  } { { "somador16.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/somador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054629 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16 datapath:u1\|alu:al\|somador16:s0 " "Elaborating entity \"somador16\" for hierarchy \"datapath:u1\|alu:al\|somador16:s0\"" {  } { { "alu.vhd" "s0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "full_adder.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054644 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:u1\|alu:al\|somador16:s0\|full_adder:a0 " "Elaborating entity \"full_adder\" for hierarchy \"datapath:u1\|alu:al\|somador16:s0\|full_adder:a0\"" {  } { { "somador16.vhd" "a0" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/somador16.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.vhd 2 1 " "Using design file control_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behav " "Found design unit 1: control_unit-behav" {  } { { "control_unit.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054689 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u2 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u2\"" {  } { { "processor.vhd" "u2" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum_ctl_un_cout control_unit.vhd(80) " "Verilog HDL or VHDL warning at control_unit.vhd(80): object \"sum_ctl_un_cout\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723651054695 "|processor|control_unit:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "controller.vhd 2 1 " "Using design file controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054713 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller control_unit:u2\|controller:u1 " "Elaborating entity \"controller\" for hierarchy \"control_unit:u2\|controller:u1\"" {  } { { "control_unit.vhd" "u1" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4.vhd 2 1 " "Using design file reg4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4-behav " "Found design unit 1: reg4-behav" {  } { { "reg4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/reg4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054736 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "reg4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/reg4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054736 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control_unit:u2\|controller:u1\|reg4:u1 " "Elaborating entity \"reg4\" for hierarchy \"control_unit:u2\|controller:u1\|reg4:u1\"" {  } { { "controller.vhd" "u1" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "n_ctl.vhd 2 1 " "Using design file n_ctl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_ctl-behav " "Found design unit 1: n_ctl-behav" {  } { { "n_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/n_ctl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054757 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_ctl " "Found entity 1: n_ctl" {  } { { "n_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/n_ctl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_ctl control_unit:u2\|controller:u1\|n_ctl:u2 " "Elaborating entity \"n_ctl\" for hierarchy \"control_unit:u2\|controller:u1\|n_ctl:u2\"" {  } { { "controller.vhd" "u2" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_ctl.vhd 2 1 " "Using design file alu_ctl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctl-behav " "Found design unit 1: alu_ctl-behav" {  } { { "alu_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu_ctl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Found entity 1: alu_ctl" {  } { { "alu_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/alu_ctl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl control_unit:u2\|controller:u1\|alu_ctl:u3 " "Elaborating entity \"alu_ctl\" for hierarchy \"control_unit:u2\|controller:u1\|alu_ctl:u3\"" {  } { { "controller.vhd" "u3" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_ctl.vhd 2 1 " "Using design file ram_ctl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_ctl-behav " "Found design unit 1: RAM_ctl-behav" {  } { { "ram_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/ram_ctl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054793 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_ctl " "Found entity 1: RAM_ctl" {  } { { "ram_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/ram_ctl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_ctl control_unit:u2\|controller:u1\|RAM_ctl:u4 " "Elaborating entity \"RAM_ctl\" for hierarchy \"control_unit:u2\|controller:u1\|RAM_ctl:u4\"" {  } { { "controller.vhd" "u4" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_ctl.vhd 2 1 " "Using design file pc_ctl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_ctl-behav " "Found design unit 1: PC_ctl-behav" {  } { { "pc_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/pc_ctl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054807 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_ctl " "Found entity 1: PC_ctl" {  } { { "pc_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/pc_ctl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ctl control_unit:u2\|controller:u1\|PC_ctl:u5 " "Elaborating entity \"PC_ctl\" for hierarchy \"control_unit:u2\|controller:u1\|PC_ctl:u5\"" {  } { { "controller.vhd" "u5" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rf_ctl.vhd 2 1 " "Using design file rf_ctl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_ctl-behav " "Found design unit 1: RF_ctl-behav" {  } { { "rf_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/rf_ctl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054824 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_ctl " "Found entity 1: RF_ctl" {  } { { "rf_ctl.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/rf_ctl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_ctl control_unit:u2\|controller:u1\|RF_ctl:u6 " "Elaborating entity \"RF_ctl\" for hierarchy \"control_unit:u2\|controller:u1\|RF_ctl:u6\"" {  } { { "controller.vhd" "u6" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/controller.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instru_reg.vhd 2 1 " "Using design file instru_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instru_reg-behavioral " "Found design unit 1: instru_reg-behavioral" {  } { { "instru_reg.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/instru_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054840 ""} { "Info" "ISGN_ENTITY_NAME" "1 instru_reg " "Found entity 1: instru_reg" {  } { { "instru_reg.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/instru_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_reg control_unit:u2\|instru_reg:u2 " "Elaborating entity \"instru_reg\" for hierarchy \"control_unit:u2\|instru_reg:u2\"" {  } { { "control_unit.vhd" "u2" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054841 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir instru_reg.vhd(25) " "VHDL Process Statement warning at instru_reg.vhd(25): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instru_reg.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/instru_reg.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723651054842 "|processor|control_unit:u2|instru_reg:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-behav " "Found design unit 1: programcounter-behav" {  } { { "programcounter.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/programcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054857 ""} { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/programcounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter control_unit:u2\|programcounter:u3 " "Elaborating entity \"programcounter\" for hierarchy \"control_unit:u2\|programcounter:u3\"" {  } { { "control_unit.vhd" "u3" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador4.vhd 2 1 " "Using design file somador4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4-behav " "Found design unit 1: somador4-behav" {  } { { "somador4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/somador4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054874 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4 " "Found entity 1: somador4" {  } { { "somador4.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/somador4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4 control_unit:u2\|somador4:u4 " "Elaborating entity \"somador4\" for hierarchy \"control_unit:u2\|somador4:u4\"" {  } { { "control_unit.vhd" "u4" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "rom.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723651054899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723651054899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM control_unit:u2\|ROM:u5 " "Elaborating entity \"ROM\" for hierarchy \"control_unit:u2\|ROM:u5\"" {  } { { "control_unit.vhd" "u5" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/control_unit.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723651054900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_en rom.vhd(33) " "VHDL Process Statement warning at rom.vhd(33): signal \"rom_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/rom.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723651054901 "|processor|control_unit:u2|ROM:u5"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:u1\|RAM:d\|ram " "RAM logic \"datapath:u1\|RAM:d\|ram\" is uninferred due to inappropriate RAM size" {  } { { "ram.vhd" "ram" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/ram.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1723651055304 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1723651055304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OP_out_pro\[3\] GND " "Pin \"OP_out_pro\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|OP_out_pro[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[3\] GND " "Pin \"IR_out_pro\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[4\] GND " "Pin \"IR_out_pro\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[5\] GND " "Pin \"IR_out_pro\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[6\] GND " "Pin \"IR_out_pro\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[7\] GND " "Pin \"IR_out_pro\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[10\] GND " "Pin \"IR_out_pro\[10\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[11\] GND " "Pin \"IR_out_pro\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_pro\[15\] GND " "Pin \"IR_out_pro\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723651056380 "|processor|IR_out_pro[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723651056380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723651057067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723651057067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723651057149 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723651057149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723651057149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723651057149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723651057185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:57:37 2024 " "Processing ended: Wed Aug 14 12:57:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723651057185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723651057185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723651057185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723651057185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723651058294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723651058295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:57:37 2024 " "Processing started: Wed Aug 14 12:57:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723651058295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723651058295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723651058295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723651058406 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1723651058406 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1723651058406 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1723651058508 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processor EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design processor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1723651058609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723651058725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723651058740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1723651058958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723651058958 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723651058962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723651058962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723651058962 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723651058962 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[0\] " "Pin RF_saida\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[0] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[1\] " "Pin RF_saida\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[1] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[2\] " "Pin RF_saida\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[2] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[3\] " "Pin RF_saida\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[3] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[4\] " "Pin RF_saida\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[4] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[5\] " "Pin RF_saida\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[5] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[6\] " "Pin RF_saida\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[6] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[7\] " "Pin RF_saida\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[7] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[8\] " "Pin RF_saida\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[8] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[9\] " "Pin RF_saida\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[9] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[10\] " "Pin RF_saida\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[10] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[11\] " "Pin RF_saida\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[11] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[12\] " "Pin RF_saida\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[12] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[13\] " "Pin RF_saida\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[13] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[14\] " "Pin RF_saida\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[14] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_saida\[15\] " "Pin RF_saida\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RF_saida[15] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_saida[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S_out_pro\[0\] " "Pin S_out_pro\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { S_out_pro[0] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_out_pro[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S_out_pro\[1\] " "Pin S_out_pro\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { S_out_pro[1] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_out_pro[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S_out_pro\[2\] " "Pin S_out_pro\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { S_out_pro[2] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_out_pro[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S_out_pro\[3\] " "Pin S_out_pro\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { S_out_pro[3] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_out_pro[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_out_pro\[0\] " "Pin N_out_pro\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { N_out_pro[0] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_out_pro[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_out_pro\[1\] " "Pin N_out_pro\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { N_out_pro[1] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_out_pro[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_out_pro\[2\] " "Pin N_out_pro\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { N_out_pro[2] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_out_pro[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_out_pro\[3\] " "Pin N_out_pro\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { N_out_pro[3] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_out_pro[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_out_pro\[0\] " "Pin OP_out_pro\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OP_out_pro[0] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_out_pro[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_out_pro\[1\] " "Pin OP_out_pro\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OP_out_pro[1] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_out_pro[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_out_pro\[2\] " "Pin OP_out_pro\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OP_out_pro[2] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_out_pro[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_out_pro\[3\] " "Pin OP_out_pro\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OP_out_pro[3] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_out_pro[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[0\] " "Pin IR_out_pro\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[0] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[1\] " "Pin IR_out_pro\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[1] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[2\] " "Pin IR_out_pro\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[2] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[3\] " "Pin IR_out_pro\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[3] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[4\] " "Pin IR_out_pro\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[4] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[5\] " "Pin IR_out_pro\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[5] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[6\] " "Pin IR_out_pro\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[6] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[7\] " "Pin IR_out_pro\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[7] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[8\] " "Pin IR_out_pro\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[8] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[9\] " "Pin IR_out_pro\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[9] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[10\] " "Pin IR_out_pro\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[10] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[11\] " "Pin IR_out_pro\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[11] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[12\] " "Pin IR_out_pro\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[12] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[13\] " "Pin IR_out_pro\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[13] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[14\] " "Pin IR_out_pro\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[14] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_pro\[15\] " "Pin IR_out_pro\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR_out_pro[15] } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_pro[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_pro " "Pin clk_pro not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_pro } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_pro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723651058991 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1723651058991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723651059136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723651059136 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723651059139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pro (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_pro (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1723651059164 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_pro } } } { "processor.vhd" "" { Text "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/processor.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_pro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723651059164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723651059239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723651059240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723651059240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723651059241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723651059242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723651059242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723651059242 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723651059244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723651059260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1723651059262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723651059262 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 0 44 0 " "Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 0 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1723651059263 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1723651059263 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723651059263 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723651059264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723651059264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723651059264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723651059264 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1723651059264 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723651059264 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723651059274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723651059690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723651059810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723651059818 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723651060594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723651060594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723651060677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1723651061126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723651061126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723651061822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1723651061824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723651061824 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1723651061834 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723651061835 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[0\] 0 " "Pin \"RF_saida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[1\] 0 " "Pin \"RF_saida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[2\] 0 " "Pin \"RF_saida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[3\] 0 " "Pin \"RF_saida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[4\] 0 " "Pin \"RF_saida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[5\] 0 " "Pin \"RF_saida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[6\] 0 " "Pin \"RF_saida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[7\] 0 " "Pin \"RF_saida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[8\] 0 " "Pin \"RF_saida\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[9\] 0 " "Pin \"RF_saida\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[10\] 0 " "Pin \"RF_saida\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[11\] 0 " "Pin \"RF_saida\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[12\] 0 " "Pin \"RF_saida\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[13\] 0 " "Pin \"RF_saida\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[14\] 0 " "Pin \"RF_saida\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_saida\[15\] 0 " "Pin \"RF_saida\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_out_pro\[0\] 0 " "Pin \"S_out_pro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_out_pro\[1\] 0 " "Pin \"S_out_pro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_out_pro\[2\] 0 " "Pin \"S_out_pro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_out_pro\[3\] 0 " "Pin \"S_out_pro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_out_pro\[0\] 0 " "Pin \"N_out_pro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_out_pro\[1\] 0 " "Pin \"N_out_pro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_out_pro\[2\] 0 " "Pin \"N_out_pro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_out_pro\[3\] 0 " "Pin \"N_out_pro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_out_pro\[0\] 0 " "Pin \"OP_out_pro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_out_pro\[1\] 0 " "Pin \"OP_out_pro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_out_pro\[2\] 0 " "Pin \"OP_out_pro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_out_pro\[3\] 0 " "Pin \"OP_out_pro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[0\] 0 " "Pin \"IR_out_pro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[1\] 0 " "Pin \"IR_out_pro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[2\] 0 " "Pin \"IR_out_pro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[3\] 0 " "Pin \"IR_out_pro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[4\] 0 " "Pin \"IR_out_pro\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[5\] 0 " "Pin \"IR_out_pro\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[6\] 0 " "Pin \"IR_out_pro\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[7\] 0 " "Pin \"IR_out_pro\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[8\] 0 " "Pin \"IR_out_pro\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[9\] 0 " "Pin \"IR_out_pro\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[10\] 0 " "Pin \"IR_out_pro\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[11\] 0 " "Pin \"IR_out_pro\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[12\] 0 " "Pin \"IR_out_pro\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[13\] 0 " "Pin \"IR_out_pro\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[14\] 0 " "Pin \"IR_out_pro\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_pro\[15\] 0 " "Pin \"IR_out_pro\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723651061846 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1723651061846 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723651062010 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723651062028 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723651062163 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723651062327 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1723651062343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/gusta/Downloads/processor_definitivo4/processor_definitivo/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723651062453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723651062622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:57:42 2024 " "Processing ended: Wed Aug 14 12:57:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723651062622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723651062622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723651062622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723651062622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723651063552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723651063553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:57:43 2024 " "Processing started: Wed Aug 14 12:57:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723651063553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723651063553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723651063554 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723651064180 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723651064221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723651064490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:57:44 2024 " "Processing ended: Wed Aug 14 12:57:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723651064490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723651064490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723651064490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723651064490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723651065093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723651065633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723651065633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:57:45 2024 " "Processing started: Wed Aug 14 12:57:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723651065633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723651065633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723651065634 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1723651065737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723651065908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1723651066042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1723651066043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pro clk_pro " "create_clock -period 1.000 -name clk_pro clk_pro" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066044 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066044 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1723651066048 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1723651066057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1723651066066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.073 " "Worst-case setup slack is -12.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.073      -775.577 clk_pro  " "  -12.073      -775.577 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_pro  " "    0.391         0.000 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.452 " "Worst-case recovery slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452        -4.569 clk_pro  " "   -1.452        -4.569 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.499 " "Worst-case removal slack is 1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.499         0.000 clk_pro  " "    1.499         0.000 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -122.380 clk_pro  " "   -1.380      -122.380 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066077 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723651066134 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1723651066135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1723651066152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.675 " "Worst-case setup slack is -4.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.675      -277.801 clk_pro  " "   -4.675      -277.801 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_pro  " "    0.215         0.000 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.224 " "Worst-case recovery slack is -0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.350 clk_pro  " "   -0.224        -0.350 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.788 " "Worst-case removal slack is 0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788         0.000 clk_pro  " "    0.788         0.000 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -122.380 clk_pro  " "   -1.380      -122.380 clk_pro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723651066187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723651066187 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723651066253 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723651066277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723651066277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723651066357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:57:46 2024 " "Processing ended: Wed Aug 14 12:57:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723651066357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723651066357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723651066357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723651066357 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723651066983 ""}
