{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 11:44:32 2025 " "Info: Processing started: Fri Dec 12 11:44:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequence_Verification -c Sequence_Verification --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence_Verification -c Sequence_Verification --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_generator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sequence_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Generator " "Info: Found entity 1: Sequence_Generator" {  } { { "Sequence_Generator.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_verification.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sequence_verification.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Verification " "Info: Found entity 1: Sequence_Verification" {  } { { "Sequence_Verification.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequence_Verification " "Info: Elaborating entity \"Sequence_Verification\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequence_Generator Sequence_Generator:inst " "Info: Elaborating entity \"Sequence_Generator\" for hierarchy \"Sequence_Generator:inst\"" {  } { { "Sequence_Verification.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 56 392 520 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 Sequence_Generator:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"Sequence_Generator:inst\|74161:inst\"" {  } { { "Sequence_Generator.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Generator.bdf" { { 168 272 392 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sequence_Generator:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"Sequence_Generator:inst\|74161:inst\"" {  } { { "Sequence_Generator.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Generator.bdf" { { 168 272 392 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 Sequence_Generator:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"Sequence_Generator:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sequence_Generator:inst\|74161:inst\|f74161:sub Sequence_Generator:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"Sequence_Generator:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"Sequence_Generator:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Sequence_Generator.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Generator.bdf" { { 168 272 392 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst2 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst2\"" {  } { { "Sequence_Verification.bdf" "inst2" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 184 328 448 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst2 " "Info: Elaborated megafunction instantiation \"74161:inst2\"" {  } { { "Sequence_Verification.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 184 328 448 368 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst3 " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst3\"" {  } { { "Sequence_Verification.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 216 584 704 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst3 " "Info: Elaborated megafunction instantiation \"74151:inst3\"" {  } { { "Sequence_Verification.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 216 584 704 440 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst3\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst3\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst3\|f74151:sub 74151:inst3 " "Info: Elaborated megafunction instantiation \"74151:inst3\|f74151:sub\", which is child of megafunction instantiation \"74151:inst3\"" {  } { { "74151.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "Sequence_Verification.bdf" "" { Schematic "E:/Quartus_FPGA/Sequence_Verification25_12_12/Sequence_Verification.bdf" { { 216 584 704 440 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 11:44:33 2025 " "Info: Processing ended: Fri Dec 12 11:44:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
