// Seed: 2466333828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_8, id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    output tri1 id_5
    , id_17,
    input supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13,
    output tri0 id_14,
    input supply0 id_15
);
  assign id_17 = 1;
  assign id_17 = 1;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
  wire id_18, id_19;
endmodule
