Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 16 19:58:23 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: i2s/bclk_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.574        0.000                      0                  396        0.212        0.000                      0                  396        7.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in_50M            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 35.429}       70.857          14.113          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_50M                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.574        0.000                      0                  391        0.212        0.000                      0                  391       49.500        0.000                       0                   188  
  clk_out2_clk_wiz_0       69.314        0.000                      0                    5        0.280        0.000                      0                    5       34.929        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_50M
  To Clock:  clk_in_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.574ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        64.265ns  (logic 33.455ns (52.058%)  route 30.810ns (47.942%))
  Logic Levels:           135  (CARRY4=114 LUT1=1 LUT2=7 LUT3=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.099    51.195    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.313    51.508 r  osc1/hold_tick[4]_i_14/O
                         net (fo=1, routed)           0.000    51.508    osc1/hold_tick[4]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.058 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.058    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.172    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.422 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.067    53.489    midi_proc/p_1_in[1]
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.313    53.802 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    53.802    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.352 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.352    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.466 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.466    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.580 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.580    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.694 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.694    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.808 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.808    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.058 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.513    56.570    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.313    56.883 r  osc1/hold_tick[2]_i_19/O
                         net (fo=1, routed)           0.000    56.883    osc1/hold_tick[2]_i_19_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.416 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.416    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.533 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.533    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.650 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.650    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.902 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.395    59.298    osc1/p_1_in[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.310    59.608 r  osc1/hold_tick[1]_i_26/O
                         net (fo=1, routed)           0.000    59.608    osc1/hold_tick[1]_i_26_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.009 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.009    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.123    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.237    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.351 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.351    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.465 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.465    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.715 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.850    61.565    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.313    61.878 r  osc1/hold_tick[0]_i_28/O
                         net (fo=1, routed)           0.000    61.878    osc1/hold_tick[0]_i_28_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.411 r  osc1/hold_tick_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.411    osc1/hold_tick_reg[0]_i_21_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.528 r  osc1/hold_tick_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.528    osc1/hold_tick_reg[0]_i_16_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.645 r  osc1/hold_tick_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.645    osc1/hold_tick_reg[0]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.762 r  osc1/hold_tick_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    62.762    osc1/hold_tick_reg[0]_i_6_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.879 r  osc1/hold_tick_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.879    osc1/hold_tick_reg[0]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.108 r  osc1/hold_tick_reg[0]_i_1/CO[2]
                         net (fo=1, routed)           0.000    63.108    osc1/hold_tick_reg[0]_i_1_n_1
    SLICE_X30Y11         FDRE                                         r  osc1/hold_tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.499    98.090    osc1/CLK
    SLICE_X30Y11         FDRE                                         r  osc1/hold_tick_reg[0]/C
                         clock pessimism              0.651    98.741    
                         clock uncertainty           -0.152    98.589    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.094    98.683    osc1/hold_tick_reg[0]
  -------------------------------------------------------------------
                         required time                         98.683    
                         arrival time                         -63.108    
  -------------------------------------------------------------------
                         slack                                 35.574    

Slack (MET) :             37.891ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.871ns  (logic 31.912ns (51.578%)  route 29.960ns (48.422%))
  Logic Levels:           128  (CARRY4=108 LUT1=1 LUT2=6 LUT3=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.099    51.195    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.313    51.508 r  osc1/hold_tick[4]_i_14/O
                         net (fo=1, routed)           0.000    51.508    osc1/hold_tick[4]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.058 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.058    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.172    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.422 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.067    53.489    midi_proc/p_1_in[1]
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.313    53.802 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    53.802    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.352 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.352    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.466 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.466    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.580 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.580    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.694 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.694    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.808 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.808    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.058 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.513    56.570    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.313    56.883 r  osc1/hold_tick[2]_i_19/O
                         net (fo=1, routed)           0.000    56.883    osc1/hold_tick[2]_i_19_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.416 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.416    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.533 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.533    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.650 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.650    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.902 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.395    59.298    osc1/p_1_in[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.310    59.608 r  osc1/hold_tick[1]_i_26/O
                         net (fo=1, routed)           0.000    59.608    osc1/hold_tick[1]_i_26_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.009 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.009    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.123    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.237    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.351 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.351    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.465 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.465    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.715 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.000    60.715    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X31Y11         FDRE                                         r  osc1/hold_tick_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.499    98.090    osc1/CLK
    SLICE_X31Y11         FDRE                                         r  osc1/hold_tick_reg[1]/C
                         clock pessimism              0.651    98.741    
                         clock uncertainty           -0.152    98.589    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.017    98.606    osc1/hold_tick_reg[1]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                         -60.715    
  -------------------------------------------------------------------
                         slack                                 37.891    

Slack (MET) :             40.753ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.059ns  (logic 30.495ns (51.635%)  route 28.564ns (48.365%))
  Logic Levels:           121  (CARRY4=102 LUT1=1 LUT2=6 LUT3=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.099    51.195    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.313    51.508 r  osc1/hold_tick[4]_i_14/O
                         net (fo=1, routed)           0.000    51.508    osc1/hold_tick[4]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.058 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.058    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.172    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.422 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.067    53.489    midi_proc/p_1_in[1]
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.313    53.802 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    53.802    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.352 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.352    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.466 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.466    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.580 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.580    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.694 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.694    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.808 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.808    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.058 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.513    56.570    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.313    56.883 r  osc1/hold_tick[2]_i_19/O
                         net (fo=1, routed)           0.000    56.883    osc1/hold_tick[2]_i_19_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.416 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.416    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.533 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.533    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.650 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.650    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.902 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          0.000    57.902    osc1/p_1_in[0]
    SLICE_X32Y11         FDRE                                         r  osc1/hold_tick_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.500    98.091    osc1/CLK
    SLICE_X32Y11         FDRE                                         r  osc1/hold_tick_reg[2]/C
                         clock pessimism              0.651    98.742    
                         clock uncertainty           -0.152    98.590    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.066    98.656    osc1/hold_tick_reg[2]
  -------------------------------------------------------------------
                         required time                         98.656    
                         arrival time                         -57.903    
  -------------------------------------------------------------------
                         slack                                 40.753    

Slack (MET) :             43.547ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.215ns  (logic 29.163ns (51.878%)  route 27.052ns (48.122%))
  Logic Levels:           116  (CARRY4=98 LUT1=1 LUT2=6 LUT3=11)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.099    51.195    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.313    51.508 r  osc1/hold_tick[4]_i_14/O
                         net (fo=1, routed)           0.000    51.508    osc1/hold_tick[4]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.058 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.058    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.172    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.422 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.067    53.489    midi_proc/p_1_in[1]
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.313    53.802 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    53.802    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.352 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.352    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.466 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.466    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.580 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.580    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.694 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.694    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.808 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.808    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.058 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.000    55.058    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X33Y14         FDRE                                         r  osc1/hold_tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.498    98.089    osc1/CLK
    SLICE_X33Y14         FDRE                                         r  osc1/hold_tick_reg[3]/C
                         clock pessimism              0.651    98.740    
                         clock uncertainty           -0.152    98.588    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.017    98.605    osc1/hold_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                         -55.058    
  -------------------------------------------------------------------
                         slack                                 43.547    

Slack (MET) :             46.215ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.579ns  (logic 27.594ns (51.502%)  route 25.985ns (48.498%))
  Logic Levels:           109  (CARRY4=92 LUT1=1 LUT2=5 LUT3=11)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.099    51.195    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.313    51.508 r  osc1/hold_tick[4]_i_14/O
                         net (fo=1, routed)           0.000    51.508    osc1/hold_tick[4]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.058 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.058    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.172    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.422 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          0.000    52.422    osc1/p_1_in[1]
    SLICE_X35Y16         FDRE                                         r  osc1/hold_tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.496    98.087    osc1/CLK
    SLICE_X35Y16         FDRE                                         r  osc1/hold_tick_reg[4]/C
                         clock pessimism              0.685    98.772    
                         clock uncertainty           -0.152    98.620    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.017    98.637    osc1/hold_tick_reg[4]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -52.422    
  -------------------------------------------------------------------
                         slack                                 46.215    

Slack (MET) :             48.584ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.253ns  (logic 26.367ns (51.445%)  route 24.886ns (48.555%))
  Logic Levels:           105  (CARRY4=89 LUT1=1 LUT2=5 LUT3=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 98.164 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.605    48.676    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.313    48.989 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick[5]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.390 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.390    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.504 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.504    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.618 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.618    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.732 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.732    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.846 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.846    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.096 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          0.000    50.096    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X36Y13         FDRE                                         r  osc1/hold_tick_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.573    98.164    osc1/CLK
    SLICE_X36Y13         FDRE                                         r  osc1/hold_tick_reg[5]/C
                         clock pessimism              0.651    98.815    
                         clock uncertainty           -0.152    98.663    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.017    98.680    osc1/hold_tick_reg[5]
  -------------------------------------------------------------------
                         required time                         98.680    
                         arrival time                         -50.096    
  -------------------------------------------------------------------
                         slack                                 48.584    

Slack (MET) :             51.603ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.228ns  (logic 24.947ns (51.727%)  route 23.281ns (48.272%))
  Logic Levels:           98  (CARRY4=83 LUT1=1 LUT2=5 LUT3=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 98.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.977    45.502    midi_proc/p_1_in[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.313    45.815 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    45.815    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.365 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.365    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.479 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.479    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.593 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.593    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.707 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.707    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.821 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.821    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.071 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          0.000    47.071    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y19         FDRE                                         r  osc1/hold_tick_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.567    98.158    osc1/CLK
    SLICE_X36Y19         FDRE                                         r  osc1/hold_tick_reg[6]/C
                         clock pessimism              0.651    98.809    
                         clock uncertainty           -0.152    98.657    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.017    98.674    osc1/hold_tick_reg[6]
  -------------------------------------------------------------------
                         required time                         98.674    
                         arrival time                         -47.071    
  -------------------------------------------------------------------
                         slack                                 51.603    

Slack (MET) :             54.152ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.681ns  (logic 23.378ns (51.176%)  route 22.303ns (48.824%))
  Logic Levels:           91  (CARRY4=77 LUT1=1 LUT2=4 LUT3=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 98.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.227    43.298    osc1/p_1_in[3]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.313    43.611 r  osc1/hold_tick[7]_i_14/O
                         net (fo=1, routed)           0.000    43.611    osc1/hold_tick[7]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.161 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.161    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.275 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.275    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.525 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.000    44.525    osc1/p_1_in[2]
    SLICE_X39Y17         FDRE                                         r  osc1/hold_tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.570    98.161    osc1/CLK
    SLICE_X39Y17         FDRE                                         r  osc1/hold_tick_reg[7]/C
                         clock pessimism              0.651    98.812    
                         clock uncertainty           -0.152    98.660    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.017    98.677    osc1/hold_tick_reg[7]
  -------------------------------------------------------------------
                         required time                         98.677    
                         arrival time                         -44.525    
  -------------------------------------------------------------------
                         slack                                 54.152    

Slack (MET) :             56.612ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        43.227ns  (logic 22.151ns (51.243%)  route 21.076ns (48.757%))
  Logic Levels:           87  (CARRY4=74 LUT1=1 LUT2=4 LUT3=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 98.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.356    40.501    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.313    40.814 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    40.814    osc1/hold_tick[8]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.364 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.364    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.478    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.592    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.706    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.820    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    42.070 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          0.000    42.070    osc1/p_1_in[3]
    SLICE_X41Y12         FDRE                                         r  osc1/hold_tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.575    98.166    osc1/CLK
    SLICE_X41Y12         FDRE                                         r  osc1/hold_tick_reg[8]/C
                         clock pessimism              0.651    98.817    
                         clock uncertainty           -0.152    98.665    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.017    98.682    osc1/hold_tick_reg[8]
  -------------------------------------------------------------------
                         required time                         98.682    
                         arrival time                         -42.070    
  -------------------------------------------------------------------
                         slack                                 56.612    

Slack (MET) :             59.536ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.302ns  (logic 20.582ns (51.069%)  route 19.720ns (48.931%))
  Logic Levels:           80  (CARRY4=68 LUT1=1 LUT2=3 LUT3=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 98.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    -1.157    midi_proc/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.297 f  midi_proc/note_reg/DOBDO[0]
                         net (fo=22, routed)          3.069     4.366    osc1/DOBDO[0]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  osc1/hold_tick[21]_i_6/O
                         net (fo=1, routed)           0.000     4.490    osc1/hold_tick[21]_i_6_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.870 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.870    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.049 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.634     6.683    osc1/p_1_in[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332     7.015 r  osc1/hold_tick[20]_i_26/O
                         net (fo=1, routed)           0.000     7.015    osc1/hold_tick[20]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.391 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.391    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.625    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.742    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.111 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          0.990     9.101    osc1/p_1_in[10]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.310     9.411 r  osc1/hold_tick[19]_i_14/O
                         net (fo=1, routed)           0.000     9.411    osc1/hold_tick[19]_i_14_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.961 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.961    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.325 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.034    11.359    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.313    11.672 r  osc1/hold_tick[18]_i_24/O
                         net (fo=1, routed)           0.000    11.672    osc1/hold_tick[18]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.222 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.222    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.336    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.450    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.814 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.430    14.245    osc1/p_1_in[9]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.313    14.558 r  osc1/hold_tick[17]_i_24/O
                         net (fo=1, routed)           0.000    14.558    osc1/hold_tick[17]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.108 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.108    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.222 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.222    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.450 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.450    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.700 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.666    17.366    osc1/p_1_in[8]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.313    17.679 r  osc1/hold_tick[16]_i_26/O
                         net (fo=1, routed)           0.000    17.679    osc1/hold_tick[16]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.055 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.055    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.172    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.289 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.289    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.406 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.406    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.523 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.523    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    18.775 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.859    20.634    midi_proc/p_1_in[7]
    SLICE_X28Y11         LUT2 (Prop_lut2_I1_O)        0.310    20.944 r  midi_proc/hold_tick[15]_i_28/O
                         net (fo=1, routed)           0.000    20.944    osc1/hold_tick_reg[14]_i_21_0[0]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.477 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.477    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.594    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.711    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.828    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.945    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    22.197 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.197    23.395    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.310    23.705 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    23.705    osc1/hold_tick[14]_i_28_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.255 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.255    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.369 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.369    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.483 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.483    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.597 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.597    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.711 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.711    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    24.961 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.093    26.054    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X30Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    26.838 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.838    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.955 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.955    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.072 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.072    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.189 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.189    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.306 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.306    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    27.558 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          0.984    28.542    osc1/p_1_in[6]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.310    28.852 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    28.852    osc1/hold_tick[12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.402    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.516    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.630    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.744    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.994 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.301    31.295    midi_proc/p_1_in[5]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.313    31.608 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    31.608    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.141 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.141    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.258    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.375 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.375    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.492    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.609    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.861 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.647    34.508    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.310    34.818 r  osc1/hold_tick[10]_i_26/O
                         net (fo=1, routed)           0.000    34.818    osc1/hold_tick[10]_i_26_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.194 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.194    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.311 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.311    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.428 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.428    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.545 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.545    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.662 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.662    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    35.914 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.815    37.728    osc1/p_1_in[4]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.310    38.038 r  osc1/hold_tick[9]_i_26/O
                         net (fo=1, routed)           0.000    38.038    osc1/hold_tick[9]_i_26_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.439 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.439    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.553 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.553    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.667 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.667    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.781 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.781    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.895 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.895    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    39.145 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          0.000    39.145    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X40Y12         FDRE                                         r  osc1/hold_tick_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.575    98.166    osc1/CLK
    SLICE_X40Y12         FDRE                                         r  osc1/hold_tick_reg[9]/C
                         clock pessimism              0.651    98.817    
                         clock uncertainty           -0.152    98.665    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.017    98.682    osc1/hold_tick_reg[9]
  -------------------------------------------------------------------
                         required time                         98.682    
                         arrival time                         -39.145    
  -------------------------------------------------------------------
                         slack                                 59.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_tx/bitCnterReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx/bitCnterReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.530    uart_tx/clk_out1
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  uart_tx/bitCnterReg_reg[1]/Q
                         net (fo=4, routed)           0.087    -0.295    uart_tx/bitCnterReg_reg[1]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.098    -0.197 r  uart_tx/bitCnterReg[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.197    uart_tx/p_0_in[3]
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.765    uart_tx/clk_out1
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[3]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.409    uart_tx/bitCnterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outRxDoneReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.893%)  route 0.202ns (52.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    midi_proc/uart_r/CLK
    SLICE_X33Y6          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  midi_proc/uart_r/clkCnterReg_reg[6]/Q
                         net (fo=12, routed)          0.202    -0.206    midi_proc/uart_r/clkCnterReg[6]
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.161 r  midi_proc/uart_r/outRxDoneReg_i_1/O
                         net (fo=1, routed)           0.000    -0.161    midi_proc/uart_r/outRxDoneReg0
    SLICE_X34Y7          FDRE                                         r  midi_proc/uart_r/outRxDoneReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.833    -0.783    midi_proc/uart_r/CLK
    SLICE_X34Y7          FDRE                                         r  midi_proc/uart_r/outRxDoneReg_reg/C
                         clock pessimism              0.268    -0.514    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120    -0.394    midi_proc/uart_r/outRxDoneReg_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_tx/bitCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx/bitCnterReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.530    uart_tx/clk_out1
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  uart_tx/bitCnterReg_reg[0]/Q
                         net (fo=5, routed)           0.149    -0.217    uart_tx/bitCnterReg_reg[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  uart_tx/bitCnterReg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    uart_tx/p_0_in[2]
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.765    uart_tx/clk_out1
    SLICE_X42Y28         FDRE                                         r  uart_tx/bitCnterReg_reg[2]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.409    uart_tx/bitCnterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    midi_proc/uart_r/CLK
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  midi_proc/uart_r/clkCnterReg_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.253    midi_proc/uart_r/clkCnterReg[2]
    SLICE_X35Y4          LUT5 (Prop_lut5_I1_O)        0.049    -0.204 r  midi_proc/uart_r/clkCnterReg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.204    midi_proc/uart_r/p_0_in[3]
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.834    -0.782    midi_proc/uart_r/CLK
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[3]/C
                         clock pessimism              0.232    -0.549    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.107    -0.442    midi_proc/uart_r/clkCnterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_tx/clkCnterReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx/clkCnterReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.501%)  route 0.206ns (52.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.581    -0.533    uart_tx/clk_out1
    SLICE_X41Y25         FDRE                                         r  uart_tx/clkCnterReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  uart_tx/clkCnterReg_reg[1]/Q
                         net (fo=8, routed)           0.206    -0.187    uart_tx/clkCnterReg_reg_n_0_[1]
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  uart_tx/clkCnterReg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    uart_tx/_GEN_3[2]
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/C
                         clock pessimism              0.268    -0.500    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.120    -0.380    uart_tx/clkCnterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/bitCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/bitCnterReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    midi_proc/uart_r/CLK
    SLICE_X31Y3          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  midi_proc/uart_r/bitCnterReg_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.238    midi_proc/uart_r/bitCnterReg_reg_n_0_[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.043    -0.195 r  midi_proc/uart_r/bitCnterReg[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    midi_proc/uart_r/p_0_in__0[3]
    SLICE_X31Y3          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.833    -0.783    midi_proc/uart_r/CLK
    SLICE_X31Y3          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[3]/C
                         clock pessimism              0.233    -0.549    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.107    -0.442    midi_proc/uart_r/bitCnterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    midi_proc/uart_r/CLK
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  midi_proc/uart_r/clkCnterReg_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.253    midi_proc/uart_r/clkCnterReg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  midi_proc/uart_r/clkCnterReg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    midi_proc/uart_r/p_0_in[2]
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.834    -0.782    midi_proc/uart_r/CLK
    SLICE_X35Y4          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/C
                         clock pessimism              0.232    -0.549    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.092    -0.457    midi_proc/uart_r/clkCnterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adsr/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adsr/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    adsr/CLK
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  adsr/state_reg[2]/Q
                         net (fo=43, routed)          0.158    -0.251    adsr/state[2]
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.206 r  adsr/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    adsr/state[2]_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.834    -0.782    adsr/CLK
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[2]/C
                         clock pessimism              0.232    -0.549    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.092    -0.457    adsr/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adsr/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adsr/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.964%)  route 0.159ns (46.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.565    -0.549    adsr/CLK
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  adsr/state_reg[2]/Q
                         net (fo=43, routed)          0.159    -0.250    adsr/state[2]
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.045    -0.205 r  adsr/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    adsr/state[1]_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.834    -0.782    adsr/CLK
    SLICE_X35Y3          FDRE                                         r  adsr/state_reg[1]/C
                         clock pessimism              0.232    -0.549    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091    -0.458    adsr/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/stateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564    -0.550    midi_proc/uart_r/CLK
    SLICE_X34Y7          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  midi_proc/uart_r/stateReg_reg[1]/Q
                         net (fo=11, routed)          0.172    -0.214    midi_proc/uart_r/stateReg[1]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  midi_proc/uart_r/stateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    midi_proc/uart_r/stateReg[1]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.833    -0.783    midi_proc/uart_r/CLK
    SLICE_X34Y7          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/C
                         clock pessimism              0.232    -0.550    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121    -0.429    midi_proc/uart_r/stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y4      midi_proc/note_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y4      midi_proc/note_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      osc1/idx_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y2      adsr/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y2      adsr/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y3      adsr/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y3      adsr/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y3      adsr/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y2      adsr/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y2      adsr/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y3      adsr/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y3      adsr/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y2      adsr/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y2      adsr/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y3      adsr/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y3      adsr/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.314ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 69.025 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.478    -0.640 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.699     0.058    i2s/cnt1[3]
    SLICE_X42Y9          LUT5 (Prop_lut5_I1_O)        0.301     0.359 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     0.359    i2s/bclk_r_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    69.025    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.714    69.739    
                         clock uncertainty           -0.143    69.596    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.077    69.673    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         69.673    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                 69.314    

Slack (MET) :             69.329ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 69.025 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.478    -0.640 f  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.699     0.058    i2s/cnt1[3]
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.327     0.385 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    i2s/cnt1[1]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    69.025    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.714    69.739    
                         clock uncertainty           -0.143    69.596    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.118    69.714    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         69.714    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 69.329    

Slack (MET) :             69.337ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 69.025 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.478    -0.640 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.689     0.048    i2s/cnt1[3]
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.329     0.377 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    i2s/cnt1[3]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    69.025    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.714    69.739    
                         clock uncertainty           -0.143    69.596    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.118    69.714    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         69.714    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 69.337    

Slack (MET) :             69.422ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.642ns (46.760%)  route 0.731ns (53.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 69.025 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518    -0.600 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.731     0.131    i2s/cnt1[0]
    SLICE_X42Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.255 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    i2s/cnt1[2]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    69.025    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.714    69.739    
                         clock uncertainty           -0.143    69.596    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.081    69.677    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         69.677    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                 69.422    

Slack (MET) :             69.485ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.642ns (49.082%)  route 0.666ns (50.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 69.025 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518    -0.600 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.666     0.066    i2s/cnt1[0]
    SLICE_X42Y9          LUT1 (Prop_lut1_I0_O)        0.124     0.190 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.190    i2s/cnt1[0]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    69.025    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.714    69.739    
                         clock uncertainty           -0.143    69.596    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.079    69.675    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         69.675    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                 69.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.211    i2s/cnt1[1]
    SLICE_X42Y9          LUT4 (Prop_lut4_I1_O)        0.101    -0.110 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    i2s/cnt1[1]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.131    -0.390    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.207    i2s/cnt1[1]
    SLICE_X42Y9          LUT4 (Prop_lut4_I1_O)        0.101    -0.106 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    i2s/cnt1[3]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.131    -0.390    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.301%)  route 0.162ns (39.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.211    i2s/cnt1[1]
    SLICE_X42Y9          LUT5 (Prop_lut5_I2_O)        0.098    -0.113 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000    -0.113    i2s/bclk_r_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.232    -0.521    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.120    -0.401    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.207    i2s/cnt1[1]
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.098    -0.109 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    i2s/cnt1[2]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.121    -0.400    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.357 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.232    -0.125    i2s/cnt1[0]
    SLICE_X42Y9          LUT1 (Prop_lut1_I0_O)        0.045    -0.080 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    i2s/cnt1[0]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.121    -0.400    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.429 }
Period(ns):         70.857
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.857      68.702     BUFGCTRL_X0Y17   cw0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         70.857      69.608     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y9      i2s/bclk_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y9      i2s/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y9      i2s/cnt1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y9      i2s/cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y9      i2s/cnt1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       70.857      142.503    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/bclk_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/bclk_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/bclk_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/bclk_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y9      i2s/cnt1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            d_r_reg_i_14/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.294ns  (logic 1.031ns (16.381%)  route 5.263ns (83.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         5.263     6.294    rst_IBUF
    SLICE_X33Y7          FDCE                                         f  d_r_reg_i_14/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/d_r_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.294ns  (logic 1.031ns (16.381%)  route 5.263ns (83.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         5.263     6.294    i2s/rst_IBUF
    SLICE_X33Y7          FDCE                                         f  i2s/d_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.214ns  (logic 1.031ns (16.592%)  route 5.183ns (83.408%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         5.183     6.214    i2s/rst_IBUF
    SLICE_X28Y8          FDCE                                         f  i2s/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 1.031ns (17.144%)  route 4.983ns (82.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.983     6.014    i2s/rst_IBUF
    SLICE_X29Y7          FDCE                                         f  i2s/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 1.031ns (17.144%)  route 4.983ns (82.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.983     6.014    i2s/rst_IBUF
    SLICE_X29Y7          FDCE                                         f  i2s/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 1.031ns (17.144%)  route 4.983ns (82.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.983     6.014    i2s/rst_IBUF
    SLICE_X29Y7          FDCE                                         f  i2s/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 1.031ns (17.144%)  route 4.983ns (82.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.983     6.014    i2s/rst_IBUF
    SLICE_X29Y7          FDCE                                         f  i2s/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/ws_r_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 1.031ns (17.210%)  route 4.960ns (82.790%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.960     5.991    i2s/rst_IBUF
    SLICE_X35Y8          FDCE                                         f  i2s/ws_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/d_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 3.094ns (57.189%)  route 2.316ns (42.811%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  i2s/d_r_reg/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i2s/d_r_reg/Q
                         net (fo=1, routed)           2.316     2.772    d_OBUF
    V20                  OBUF (Prop_obuf_I_O)         2.638     5.409 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     5.409    d
    V20                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/ws_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ws
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.297ns  (logic 3.086ns (58.267%)  route 2.211ns (41.733%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE                         0.000     0.000 r  i2s/ws_r_reg/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i2s/ws_r_reg/Q
                         net (fo=1, routed)           2.211     2.667    ws_OBUF
    T20                  OBUF (Prop_obuf_I_O)         2.630     5.297 r  ws_OBUF_inst/O
                         net (fo=0)                   0.000     5.297    ws
    T20                                                               r  ws (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=15, routed)          0.179     0.320    i2s/Q[1]
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  i2s/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    i2s/bit_cnt[2]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  i2s/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=15, routed)          0.179     0.320    i2s/Q[1]
    SLICE_X29Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  i2s/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    i2s/bit_cnt[1]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  i2s/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=15, routed)          0.181     0.322    i2s/Q[1]
    SLICE_X29Y7          LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  i2s/bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    i2s/bit_cnt[4]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  i2s/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_reg_i_14/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_r_reg_i_14/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  d_r_reg_i_14/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d_r_reg_i_14/Q
                         net (fo=9, routed)           0.180     0.321    i2s/d_r_reg_i_14_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  i2s/d_r_i_15/O
                         net (fo=1, routed)           0.000     0.366    i2s_n_8
    SLICE_X33Y7          FDCE                                         r  d_r_reg_i_14/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=15, routed)          0.181     0.322    i2s/Q[1]
    SLICE_X29Y7          LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  i2s/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    i2s/bit_cnt[3]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  i2s/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  i2s/bit_cnt_reg[0]/Q
                         net (fo=12, routed)          0.190     0.354    i2s/Q[0]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  i2s/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    i2s/bit_cnt[0]_i_1_n_0
    SLICE_X28Y8          FDCE                                         r  i2s/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/d_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.227ns (48.474%)  route 0.241ns (51.526%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[2]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2s/bit_cnt_reg[2]/Q
                         net (fo=7, routed)           0.241     0.369    vca/Q[2]
    SLICE_X33Y7          LUT6 (Prop_lut6_I4_O)        0.099     0.468 r  vca/d_r_i_1/O
                         net (fo=1, routed)           0.000     0.468    i2s/d_r_reg_0
    SLICE_X33Y7          FDCE                                         r  i2s/d_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.226ns (45.785%)  route 0.268ns (54.215%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[4]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  i2s/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.268     0.396    i2s/bit_cnt[4]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.098     0.494 r  i2s/ws_r_i_2/O
                         net (fo=1, routed)           0.000     0.494    i2s/ws_r_i_2_n_0
    SLICE_X35Y8          FDCE                                         r  i2s/ws_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vca/io_out0/CEP
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.226ns (36.764%)  route 0.389ns (63.236%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[4]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2s/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.294     0.422    i2s/bit_cnt[4]
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.098     0.520 r  i2s/io_out0_i_1/O
                         net (fo=1, routed)           0.094     0.615    vca/R_r
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/CEP
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.224ns (31.573%)  route 0.485ns (68.427%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[2]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2s/bit_cnt_reg[2]/Q
                         net (fo=7, routed)           0.309     0.437    i2s/Q[2]
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.096     0.533 r  i2s/ws_r_i_1/O
                         net (fo=1, routed)           0.176     0.709    i2s/ws_r
    SLICE_X35Y8          FDCE                                         r  i2s/ws_r_reg/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/outDataReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.223ns (65.786%)  route 1.676ns (34.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740    -1.133    uart_tx/clk_out1
    SLICE_X42Y27         FDSE                                         r  uart_tx/outDataReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDSE (Prop_fdse_C_Q)         0.518    -0.615 r  uart_tx/outDataReg_reg/Q
                         net (fo=3, routed)           1.676     1.061    txd_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.705     3.766 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.766    txd
    U15                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.434ns  (logic 2.454ns (71.453%)  route 0.980ns (28.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.980     2.279    vca/DOADO[12]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 2.454ns (72.058%)  route 0.952ns (27.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[8]
                         net (fo=1, routed)           0.952     2.250    vca/DOADO[8]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 2.454ns (72.112%)  route 0.949ns (27.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[5]
                         net (fo=1, routed)           0.949     2.247    vca/DOADO[5]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 2.454ns (72.112%)  route 0.949ns (27.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[6]
                         net (fo=1, routed)           0.949     2.247    vca/DOADO[6]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.387ns  (logic 2.454ns (72.459%)  route 0.933ns (27.541%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[14]
                         net (fo=1, routed)           0.933     2.231    vca/DOADO[14]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.365ns  (logic 2.454ns (72.931%)  route 0.911ns (27.069%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[0]
                         net (fo=1, routed)           0.911     2.209    vca/DOADO[0]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.362ns  (logic 2.454ns (73.003%)  route 0.908ns (26.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[15]
                         net (fo=1, routed)           0.908     2.206    vca/DOADO[15]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.361ns  (logic 2.454ns (73.018%)  route 0.907ns (26.982%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[11]
                         net (fo=1, routed)           0.907     2.205    vca/DOADO[11]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.359ns  (logic 2.454ns (73.054%)  route 0.905ns (26.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[3]
                         net (fo=1, routed)           0.905     2.203    vca/DOADO[3]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adsr/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[3]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.816ns  (logic 0.367ns (44.999%)  route 0.449ns (55.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y4          FDRE                                         r  adsr/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[3]/Q
                         net (fo=1, routed)           0.449    -1.091    vca/io_out[3]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[0]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.367ns (44.766%)  route 0.453ns (55.234%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y3          FDRE                                         r  adsr/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[0]/Q
                         net (fo=1, routed)           0.453    -1.086    vca/io_out[0]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[1]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.868ns  (logic 0.367ns (42.269%)  route 0.501ns (57.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y4          FDRE                                         r  adsr/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[1]/Q
                         net (fo=1, routed)           0.501    -1.038    vca/io_out[1]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[15]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.871ns  (logic 0.418ns (48.000%)  route 0.453ns (52.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[15]/Q
                         net (fo=1, routed)           0.453    -1.035    vca/io_out[15]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[13]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.880ns  (logic 0.418ns (47.496%)  route 0.462ns (52.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[13]/Q
                         net (fo=1, routed)           0.462    -1.026    vca/io_out[13]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[12]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.912ns  (logic 0.367ns (40.223%)  route 0.545ns (59.777%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y3          FDRE                                         r  adsr/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[12]/Q
                         net (fo=1, routed)           0.545    -0.994    vca/io_out[12]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[8]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.917%)  route 0.552ns (60.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.504    -1.905    adsr/CLK
    SLICE_X33Y2          FDRE                                         r  adsr/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.538 r  adsr/out_reg[8]/Q
                         net (fo=1, routed)           0.552    -0.986    vca/io_out[8]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[5]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.367ns (38.684%)  route 0.582ns (61.316%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y3          FDRE                                         r  adsr/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[5]/Q
                         net (fo=1, routed)           0.582    -0.958    vca/io_out[5]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[11]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.986ns  (logic 0.418ns (42.374%)  route 0.568ns (57.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[11]/Q
                         net (fo=1, routed)           0.568    -0.920    vca/io_out[11]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[14]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.998ns  (logic 0.418ns (41.896%)  route 0.580ns (58.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[14]/Q
                         net (fo=1, routed)           0.580    -0.909    vca/io_out[14]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[14]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.957ns  (logic 3.113ns (62.794%)  route 1.844ns (37.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.755    -1.118    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518    -0.600 r  i2s/bclk_r_reg/Q
                         net (fo=11, routed)          1.844     1.244    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.595     3.839 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.276ns (74.825%)  route 0.429ns (25.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.593    -0.521    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  i2s/bclk_r_reg/Q
                         net (fo=11, routed)          0.429     0.072    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.112     1.184 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.184    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.029ns (2.123%)  route 1.337ns (97.877%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  clk_in_50M (IN)
                         net (fo=0)                   0.000    10.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394    10.394 f  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.874    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.047     7.827 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     8.355    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.384 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.809     9.193    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.936    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           194 Endpoints
Min Delay           194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.181ns (13.990%)  route 7.261ns (86.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          2.067     8.442    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.490    -1.919    osc1/CLK
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.181ns (13.990%)  route 7.261ns (86.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          2.067     8.442    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.490    -1.919    osc1/CLK
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.181ns (13.990%)  route 7.261ns (86.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          2.067     8.442    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.490    -1.919    osc1/CLK
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.181ns (13.990%)  route 7.261ns (86.010%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          2.067     8.442    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.490    -1.919    osc1/CLK
    SLICE_X26Y21         FDRE                                         r  osc1/run_tick_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.181ns (14.223%)  route 7.122ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.929     8.304    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.181ns (14.223%)  route 7.122ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.929     8.304    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.181ns (14.223%)  route 7.122ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.929     8.304    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.181ns (14.223%)  route 7.122ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.929     8.304    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y20         FDRE                                         r  osc1/run_tick_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.155ns  (logic 1.181ns (14.482%)  route 6.974ns (85.518%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.781     8.155    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  osc1/run_tick_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y19         FDRE                                         r  osc1/run_tick_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.155ns  (logic 1.181ns (14.482%)  route 6.974ns (85.518%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=158, routed)         5.194     6.225    osc1/rst_IBUF
    SLICE_X28Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.375 r  osc1/idx_reg_rep_i_1/O
                         net (fo=33, routed)          1.781     8.155    osc1/idx_reg_rep_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  osc1/run_tick_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.491    -1.918    osc1/CLK
    SLICE_X26Y19         FDRE                                         r  osc1/run_tick_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rxd
                            (input port)
  Destination:            midi_proc/uart_r/serialDataReg_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.205ns (20.966%)  route 0.774ns (79.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  midi_rxd (IN)
                         net (fo=0)                   0.000     0.000    midi_rxd
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  midi_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.774     0.979    midi_proc/uart_r/midi_rxd_IBUF
    SLICE_X28Y11         FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.831    -0.785    midi_proc/uart_r/CLK
    SLICE_X28Y11         FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/outDataReg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.398%)  route 1.321ns (83.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.321     1.581    uart_tx/rst_IBUF
    SLICE_X42Y27         FDSE                                         r  uart_tx/outDataReg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.766    uart_tx/clk_out1
    SLICE_X42Y27         FDSE                                         r  uart_tx/outDataReg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/stateReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.398%)  route 1.321ns (83.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.321     1.581    uart_tx/rst_IBUF
    SLICE_X42Y27         FDRE                                         r  uart_tx/stateReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.766    uart_tx/clk_out1
    SLICE_X42Y27         FDRE                                         r  uart_tx/stateReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/inDataReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.259ns (15.866%)  route 1.375ns (84.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.375     1.634    uart_tx/rst_IBUF
    SLICE_X42Y29         FDRE                                         r  uart_tx/inDataReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.764    uart_tx/clk_out1
    SLICE_X42Y29         FDRE                                         r  uart_tx/inDataReg_reg[0]/C

Slack:                    inf
  Source:                 btn_k2
                            (input port)
  Destination:            uart_tx/inDataReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.294ns (18.018%)  route 1.340ns (81.982%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  btn_k2 (IN)
                         net (fo=0)                   0.000     0.000    btn_k2
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  btn_k2_IBUF_inst/O
                         net (fo=3, routed)           1.340     1.589    uart_tx/btn_k2_IBUF
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.634 r  uart_tx/inDataReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.634    uart_tx/inDataReg[0]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  uart_tx/inDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.764    uart_tx/clk_out1
    SLICE_X42Y29         FDRE                                         r  uart_tx/inDataReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/stateReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.259ns (15.687%)  route 1.393ns (84.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.393     1.652    uart_tx/rst_IBUF
    SLICE_X42Y25         FDRE                                         r  uart_tx/stateReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y25         FDRE                                         r  uart_tx/stateReg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/clkCnterReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.259ns (14.953%)  route 1.474ns (85.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.474     1.733    uart_tx/rst_IBUF
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/clkCnterReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.259ns (14.953%)  route 1.474ns (85.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.474     1.733    uart_tx/rst_IBUF
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[3]/C

Slack:                    inf
  Source:                 btn_k2
                            (input port)
  Destination:            uart_tx/stateReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.294ns (16.773%)  route 1.461ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  btn_k2 (IN)
                         net (fo=0)                   0.000     0.000    btn_k2
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  btn_k2_IBUF_inst/O
                         net (fo=3, routed)           1.461     1.711    uart_tx/btn_k2_IBUF
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  uart_tx/stateReg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    uart_tx/stateReg[0]_i_1__0_n_0
    SLICE_X42Y27         FDRE                                         r  uart_tx/stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.766    uart_tx/clk_out1
    SLICE_X42Y27         FDRE                                         r  uart_tx/stateReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/clkCnterReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.259ns (14.699%)  route 1.504ns (85.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=158, routed)         1.504     1.763    uart_tx/rst_IBUF
    SLICE_X41Y25         FDRE                                         r  uart_tx/clkCnterReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X41Y25         FDRE                                         r  uart_tx/clkCnterReg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.031ns (19.504%)  route 4.255ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.255     5.286    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    -1.832    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.031ns (19.504%)  route 4.255ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.255     5.286    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    -1.832    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.031ns (19.504%)  route 4.255ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.255     5.286    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    -1.832    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.031ns (19.504%)  route 4.255ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.255     5.286    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    -1.832    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.031ns (19.504%)  route 4.255ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=158, routed)         4.255     5.286    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.577    -1.832    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.661%)  route 1.788ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=158, routed)         1.788     2.047    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.661%)  route 1.788ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=158, routed)         1.788     2.047    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.661%)  route 1.788ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=158, routed)         1.788     2.047    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.661%)  route 1.788ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=158, routed)         1.788     2.047    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.661%)  route 1.788ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=158, routed)         1.788     2.047    i2s/rst_IBUF
    SLICE_X42Y9          FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.862    -0.754    i2s/CLK
    SLICE_X42Y9          FDCE                                         r  i2s/cnt1_reg[3]/C





