#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 17 19:33:27 2021
# Process ID: 13636
# Current directory: E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj_vivado/IPXACTExport/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/hls_xfft2real/xsim_script.tcl}
# Log file: E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj_vivado/IPXACTExport/sim/verilog/xsim.log
# Journal file: E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj_vivado/IPXACTExport/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/hls_xfft2real/xsim_script.tcl
# xsim {hls_xfft2real} -autoloadwcfg -tclbatch {hls_xfft2real.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source hls_xfft2real.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dout_group [add_wave_group dout(axis) -into $coutputgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TREADY -into $dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TVALID -into $dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TLAST -into $dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TDATA -into $dout_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set din_group [add_wave_group din(axis) -into $cinputgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TREADY -into $din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TVALID -into $din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TLAST -into $din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TDATA -into $din_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_start -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_done -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_xfft2real_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_din_V_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_din_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_dout_V_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_xfft2real_top/LENGTH_dout_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dout_group [add_wave_group dout(axis) -into $tbcoutputgroup]
## add_wave /apatb_hls_xfft2real_top/dout_TREADY -into $tb_dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/dout_TVALID -into $tb_dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/dout_TLAST -into $tb_dout_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/dout_TDATA -into $tb_dout_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_din_group [add_wave_group din(axis) -into $tbcinputgroup]
## add_wave /apatb_hls_xfft2real_top/din_TREADY -into $tb_din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/din_TVALID -into $tb_din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/din_TLAST -into $tb_din_group -color #ffff00 -radix hex
## add_wave /apatb_hls_xfft2real_top/din_TDATA -into $tb_din_group -radix hex
## save_wave_config hls_xfft2real.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 32 [0.00%] @ "110000"
// RTL Simulation : 1 / 32 [40.89%] @ "4298000"
// RTL Simulation : 2 / 32 [40.89%] @ "6350000"
// RTL Simulation : 3 / 32 [40.89%] @ "8402000"
// RTL Simulation : 4 / 32 [40.89%] @ "10454000"
// RTL Simulation : 5 / 32 [40.89%] @ "12506000"
// RTL Simulation : 6 / 32 [40.89%] @ "14558000"
// RTL Simulation : 7 / 32 [40.89%] @ "16610000"
// RTL Simulation : 8 / 32 [40.89%] @ "18662000"
// RTL Simulation : 9 / 32 [40.89%] @ "20714000"
// RTL Simulation : 10 / 32 [40.89%] @ "22766000"
// RTL Simulation : 11 / 32 [40.89%] @ "24818000"
// RTL Simulation : 12 / 32 [40.89%] @ "26870000"
// RTL Simulation : 13 / 32 [40.89%] @ "28922000"
// RTL Simulation : 14 / 32 [40.89%] @ "30974000"
// RTL Simulation : 15 / 32 [40.89%] @ "33026000"
// RTL Simulation : 16 / 32 [40.89%] @ "35078000"
// RTL Simulation : 17 / 32 [40.89%] @ "37130000"
// RTL Simulation : 18 / 32 [40.89%] @ "39182000"
// RTL Simulation : 19 / 32 [40.89%] @ "41234000"
// RTL Simulation : 20 / 32 [40.89%] @ "43286000"
// RTL Simulation : 21 / 32 [40.89%] @ "45338000"
// RTL Simulation : 22 / 32 [40.89%] @ "47390000"
// RTL Simulation : 23 / 32 [40.89%] @ "49442000"
// RTL Simulation : 24 / 32 [40.89%] @ "51494000"
// RTL Simulation : 25 / 32 [40.89%] @ "53546000"
// RTL Simulation : 26 / 32 [40.89%] @ "55598000"
// RTL Simulation : 27 / 32 [40.89%] @ "57650000"
// RTL Simulation : 28 / 32 [40.89%] @ "59702000"
// RTL Simulation : 29 / 32 [40.89%] @ "61754000"
// RTL Simulation : 30 / 32 [40.89%] @ "63806000"
// RTL Simulation : 31 / 32 [40.89%] @ "65858000"
// RTL Simulation : 32 / 32 [100.00%] @ "67910000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 67926 ns : File "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj_vivado/IPXACTExport/sim/verilog/hls_xfft2real.autotb.v" Line 267
## quit
INFO: [Common 17-206] Exiting xsim at Sun Oct 17 19:33:33 2021...
