Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    RACHIT-PC
Date:        Sun Jul 24 20:49:23 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch LED_Blink_syn.prj
ProductType: synplify_pro





log file: "D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srr"
Running: LED_Blink_Implmnt in foreground

Running LED_Blink_syn|LED_Blink_Implmnt

Running: compile (Compile) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:23 2022

Running: compile_flow (Compile Process) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:23 2022

Running: compiler (Compile Input) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:23 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_comp.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srs

compiler completed
# Sun Jul 24 20:49:26 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:26 2022

multi_srs_gen completed
# Sun Jul 24 20:49:26 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_mult.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srs
Complete: Compile Process on LED_Blink_syn|LED_Blink_Implmnt

Running: premap (Pre-mapping) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:26 2022

premap completed
# Sun Jul 24 20:49:28 2022

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on LED_Blink_syn|LED_Blink_Implmnt

Running: map (Map) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:28 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on LED_Blink_syn|LED_Blink_Implmnt
# Sun Jul 24 20:49:28 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_m.srm to D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srm

fpga_mapper completed with warnings
# Sun Jul 24 20:49:30 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on LED_Blink_syn|LED_Blink_Implmnt
Complete: Logic Synthesis on LED_Blink_syn|LED_Blink_Implmnt

exit status=0

exit status=0

