<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="beta_testing.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="beta2demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="beta2demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="beta2demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="beta2demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="beta2demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="beta2demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="beta2demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="beta2demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="beta2demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="beta2demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="beta2demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="beta2demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="beta2demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="beta2demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="beta2demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="beta2demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="beta2demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="beta2demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="beta2demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="beta2demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="beta2demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="beta2demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="beta2demo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="beta2demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="beta2demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="beta2demo_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="beta2demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="beta2demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="beta2demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="beta2demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beta2demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beta2demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="beta2demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="beta2demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beta2demo_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="beta2demo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="beta2demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="beta2demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="beta2demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beta2demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulate_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulate_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416783378" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1416783378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416786485" xil_pn:in_ck="-1490471425070548037" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1416786485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../beta/labkit_beta2demo/beta2demo.v"/>
      <outfile xil_pn:name="beta2.v"/>
      <outfile xil_pn:name="cmem.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="font.v"/>
      <outfile xil_pn:name="lab9.v"/>
      <outfile xil_pn:name="ps2.v"/>
      <outfile xil_pn:name="segdisplay.v"/>
      <outfile xil_pn:name="shift_right.v"/>
      <outfile xil_pn:name="simulate.v"/>
      <outfile xil_pn:name="vga.v"/>
    </transform>
    <transform xil_pn:end_ts="1416786485" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6072598678079434757" xil_pn:start_ts="1416786485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416786485" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2149920895226494393" xil_pn:start_ts="1416786485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416783378" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3690317325872016919" xil_pn:start_ts="1416783378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416786485" xil_pn:in_ck="-1490471425070548037" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1416786485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../beta/labkit_beta2demo/beta2demo.v"/>
      <outfile xil_pn:name="beta2.v"/>
      <outfile xil_pn:name="cmem.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="font.v"/>
      <outfile xil_pn:name="lab9.v"/>
      <outfile xil_pn:name="ps2.v"/>
      <outfile xil_pn:name="segdisplay.v"/>
      <outfile xil_pn:name="shift_right.v"/>
      <outfile xil_pn:name="simulate.v"/>
      <outfile xil_pn:name="vga.v"/>
    </transform>
    <transform xil_pn:end_ts="1416786490" xil_pn:in_ck="-1490471425070548037" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8980856149510252021" xil_pn:start_ts="1416786485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simulate_beh.prj"/>
      <outfile xil_pn:name="simulate_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1416786491" xil_pn:in_ck="-7682299904455573963" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5270612312242949512" xil_pn:start_ts="1416786490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simulate_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3462260050298187608" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3690317325872016919" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9066264408317463830" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416773529" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5970461171430986655" xil_pn:start_ts="1416773529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416788417" xil_pn:in_ck="2024713378114594163" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2447111861374369274" xil_pn:start_ts="1416788399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="beta2demo.lso"/>
      <outfile xil_pn:name="beta2demo.ngc"/>
      <outfile xil_pn:name="beta2demo.ngr"/>
      <outfile xil_pn:name="beta2demo.prj"/>
      <outfile xil_pn:name="beta2demo.stx"/>
      <outfile xil_pn:name="beta2demo.syr"/>
      <outfile xil_pn:name="beta2demo.xst"/>
      <outfile xil_pn:name="beta2demo_stx_beh.prj"/>
      <outfile xil_pn:name="beta2demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416782578" xil_pn:in_ck="873402279883868012" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119212731789373291" xil_pn:start_ts="1416782578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1416788426" xil_pn:in_ck="757771744707086917" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5357080152765999000" xil_pn:start_ts="1416788420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="beta2demo.bld"/>
      <outfile xil_pn:name="beta2demo.ngd"/>
      <outfile xil_pn:name="beta2demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416788456" xil_pn:in_ck="757771744707086918" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1416788426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="beta2demo.pcf"/>
      <outfile xil_pn:name="beta2demo_map.map"/>
      <outfile xil_pn:name="beta2demo_map.mrp"/>
      <outfile xil_pn:name="beta2demo_map.ncd"/>
      <outfile xil_pn:name="beta2demo_map.ngm"/>
      <outfile xil_pn:name="beta2demo_map.xrpt"/>
      <outfile xil_pn:name="beta2demo_summary.xml"/>
      <outfile xil_pn:name="beta2demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416788473" xil_pn:in_ck="5840962025501789279" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1416788456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="beta2demo.ncd"/>
      <outfile xil_pn:name="beta2demo.pad"/>
      <outfile xil_pn:name="beta2demo.par"/>
      <outfile xil_pn:name="beta2demo.ptwx"/>
      <outfile xil_pn:name="beta2demo.unroutes"/>
      <outfile xil_pn:name="beta2demo.xpi"/>
      <outfile xil_pn:name="beta2demo_pad.csv"/>
      <outfile xil_pn:name="beta2demo_pad.txt"/>
      <outfile xil_pn:name="beta2demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416788489" xil_pn:in_ck="2719468353283281622" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1416788473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="beta2demo.bgn"/>
      <outfile xil_pn:name="beta2demo.bit"/>
      <outfile xil_pn:name="beta2demo.drc"/>
      <outfile xil_pn:name="beta2demo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416773777" xil_pn:in_ck="2719468353283268768" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1416773774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_backAnnoPinLocations">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1416788473" xil_pn:in_ck="757771744707086786" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1416788467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="beta2demo.twr"/>
      <outfile xil_pn:name="beta2demo.twx"/>
    </transform>
  </transforms>

</generated_project>
