// Seed: 1651242292
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  assign id_4 = id_0 << 1;
  parameter id_6 = 1;
  genvar id_7;
  wire  id_8, id_9 = id_6;
  logic id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output logic id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri id_8
    , id_20,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    input wor id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17,
    output supply0 id_18
);
  wire id_21;
  always id_3 = @(-1) id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_5,
      id_11
  );
  assign modCall_1.id_2 = 0;
  uwire id_22 = 1;
  logic [-1  /  1 : 1] id_23;
endmodule
