<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>数字电路与verilog结合 - Hau&#039;s Blog</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Hau&#039;s Blog"><meta name="msapplication-TileImage" content="/img/favicon.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Hau&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！"><meta property="og:type" content="blog"><meta property="og:title" content="数字电路与verilog结合"><meta property="og:url" content="http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/"><meta property="og:site_name" content="Hau&#039;s Blog"><meta property="og:description" content="鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="http://example.com/img/%E6%95%B0+verilog.jpg"><meta property="article:published_time" content="2024-08-08T01:14:37.000Z"><meta property="article:modified_time" content="2025-05-13T12:10:09.853Z"><meta property="article:author" content="Hau uhang"><meta property="article:tag" content="学习"><meta property="article:tag" content="数字IC设计"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="http://example.com/img/%E6%95%B0+verilog.jpg"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/"},"headline":"数字电路与verilog结合","image":["http://example.com/img/%E6%95%B0+verilog.jpg"],"datePublished":"2024-08-08T01:14:37.000Z","dateModified":"2025-05-13T12:10:09.853Z","author":{"@type":"Person","name":"Hau uhang"},"publisher":{"@type":"Organization","name":"Hau's Blog","logo":{"@type":"ImageObject","url":"http://example.com/img/logo.png"}},"description":"鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！"}</script><link rel="canonical" href="http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/"><link rel="icon" href="/img/favicon.png"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v6.0.0/css/all.css"><link data-pjax rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@11.7.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link data-pjax rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body class="is-3-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.png" alt="Hau&#039;s Blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about_me">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="在GitHub下载" href="https://github.com/HauUhang"><i class="fab fa-github"></i></a><a class="navbar-item is-hidden-tablet catalogue" title="目录" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><div class="card-image"><span class="image is-7by3"><img class="fill" src="/img/%E6%95%B0+verilog.jpg" alt="数字电路与verilog结合"></span></div><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2024-08-08T01:14:37.000Z" title="2024/8/8 09:14:37">2024-08-08</time>发表</span><span class="level-item"><time dateTime="2025-05-13T12:10:09.853Z" title="2025/5/13 20:10:09">2025-05-13</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97IC%E5%B7%A5%E7%A8%8B%E5%B8%88%E8%84%91%E8%A2%8B%E9%87%8C%E6%9C%89%E4%BB%80%E4%B9%88/">数字IC工程师脑袋里有什么</a></span><span class="level-item">12 分钟读完 (大约1782个字)</span></div></div><h1 class="title is-3 is-size-4-mobile">数字电路与verilog结合</h1><div class="content"><p>鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。<br><strong>注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！</strong></p>
<span id="more"></span> 

<h1 id="三种基本运算"><a href="#三种基本运算" class="headerlink" title="三种基本运算"></a>三种基本运算</h1><h2 id="与门"><a href="#与门" class="headerlink" title="与门"></a>与门</h2><h3 id="表达式与真值表"><a href="#表达式与真值表" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;A\cdot B $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
</tbody></table>
<h3 id="verilog代码"><a href="#verilog代码" class="headerlink" title="verilog代码"></a>verilog代码</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module and_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    assign c = a &amp; b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="或门"><a href="#或门" class="headerlink" title="或门"></a>或门</h2><h3 id="表达式与真值表-1"><a href="#表达式与真值表-1" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;A + B $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
</tbody></table>
<h3 id="verilog代码-1"><a href="#verilog代码-1" class="headerlink" title="verilog代码"></a>verilog代码</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module or_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    assign c = a | b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="非门"><a href="#非门" class="headerlink" title="非门"></a>非门</h2><h3 id="表达式与真值表-2"><a href="#表达式与真值表-2" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;\bar{A} $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody></table>
<h3 id="verilog代码-2"><a href="#verilog代码-2" class="headerlink" title="verilog代码"></a>verilog代码</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module not_gate (</span><br><span class="line">    input a,</span><br><span class="line">    output b</span><br><span class="line">);</span><br><span class="line">    assign b = ~a;</span><br><span class="line">    #assign b = ! a这样写也可以 </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="与非"><a href="#与非" class="headerlink" title="与非"></a>与非</h2><h3 id="表达式与真值表-3"><a href="#表达式与真值表-3" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;\overline{(A\cdot B) } $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody></table>
<h3 id="verilog代码-3"><a href="#verilog代码-3" class="headerlink" title="verilog代码"></a>verilog代码</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and_out;</span><br><span class="line">    </span><br><span class="line">    and (and_out, A, B);</span><br><span class="line">    not (Y, and_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="或非"><a href="#或非" class="headerlink" title="或非"></a>或非</h2><h3 id="表达式与真值表-4"><a href="#表达式与真值表-4" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;\overline{(A + B) } $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody></table>
<h3 id="verilog代码-4"><a href="#verilog代码-4" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化结构</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire or_out;</span><br><span class="line"></span><br><span class="line">    or (or_out, A, B);</span><br><span class="line">    not (Y, or_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>数据流描述</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module nor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    assign Y = ~(A | B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="与或非"><a href="#与或非" class="headerlink" title="与或非"></a>与或非</h2><h3 id="表达式与真值表-5"><a href="#表达式与真值表-5" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y&#x3D;\overline{(A\cdot B+C\cdot D)} $$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">C</th>
<th align="center">D</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody></table>
<h3 id="verilog代码-5"><a href="#verilog代码-5" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化结构</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and_out;</span><br><span class="line"></span><br><span class="line">    and (and_out, A, B);</span><br><span class="line">    not (Y, and_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>数据流描述</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述与或非门的逻辑功能</span><br><span class="line">    assign Y = ~(A &amp; B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="异或"><a href="#异或" class="headerlink" title="异或"></a>异或</h2><h3 id="表达式与真值表-6"><a href="#表达式与真值表-6" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<br>$$ Y &#x3D; A\oplus  B$$</li>
<li>真值表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody></table>
<h3 id="verilog代码-6"><a href="#verilog代码-6" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化结构</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module xor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and1, and2, notA, notB;</span><br><span class="line"></span><br><span class="line">    not (notA, A);</span><br><span class="line">    not (notB, B);</span><br><span class="line">    and (and1, A, notB);</span><br><span class="line">    and (and2, notA, B);</span><br><span class="line">    or (Y, and1, and2);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>数据流描述</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">module xor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line">    assign Y = A ^ B;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="同或"><a href="#同或" class="headerlink" title="同或"></a>同或</h2><h3 id="表达式与真值表-7"><a href="#表达式与真值表-7" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li><p>表达式<br>$$ Y &#x3D; A\odot B $$</p>
</li>
<li><p>真值表</p>
</li>
</ol>
<table>
<thead>
<tr>
<th align="center">A</th>
<th align="center">B</th>
<th align="center">Y</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
</tbody></table>
<h3 id="verilog代码-7"><a href="#verilog代码-7" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化结构</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module xnor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire xor_out;</span><br><span class="line"></span><br><span class="line">    xor (xor_out, A, B);</span><br><span class="line">    not (Y, xor_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>数据流描述</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module xnor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    assign Y = ~(A ^ B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h1 id="组合逻辑电路"><a href="#组合逻辑电路" class="headerlink" title="组合逻辑电路"></a>组合逻辑电路</h1><h2 id="编码器"><a href="#编码器" class="headerlink" title="编码器"></a>编码器</h2><h3 id="代码"><a href="#代码" class="headerlink" title="代码"></a>代码</h3><p>我举一个4-2编码器的代码：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module bianma42(</span><br><span class="line">    input [3:0] i_dec,</span><br><span class="line">    output [1:0] o_dec</span><br><span class="line">)</span><br><span class="line">    assign o_dec = (i_dec : 4&#x27;b0001) ? 2&#x27;b00:</span><br><span class="line">        (i_dec = 4&#x27;b0010) ? 2&#x27;b01:</span><br><span class="line">        (i_dec = 4&#x27;b0100) ? 2&#x27;b10:</span><br><span class="line">        (i_dec = 4&#x27;b1000) ? 2&#x27;b11 : 2&#x27;bxx;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="译码器"><a href="#译码器" class="headerlink" title="译码器"></a>译码器</h2><p>3-8译码器</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">module decoder3to8 (</span><br><span class="line">    input wire [2:0] in,      </span><br><span class="line">    input wire       enable,  </span><br><span class="line">    output reg [7:0] out     </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    always @(*) begin</span><br><span class="line">        if (enable)</span><br><span class="line">            out = 8&#x27;b00000001 &lt;&lt; in; </span><br><span class="line">        else</span><br><span class="line">            out = 8&#x27;b00000000;       </span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="加法器"><a href="#加法器" class="headerlink" title="加法器"></a>加法器</h2><p>8位加法器</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module adder (</span><br><span class="line">    input [7:0] a,</span><br><span class="line">    input [7:0] b,</span><br><span class="line">    output [7:0] sum</span><br><span class="line">);</span><br><span class="line">    assign sum = a + b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="乘法器"><a href="#乘法器" class="headerlink" title="乘法器"></a>乘法器</h2><p>8位乘法器</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module multiplier (</span><br><span class="line">    input [7:0] a,</span><br><span class="line">    input [7:0] b,</span><br><span class="line">    output [15:0] product</span><br><span class="line">);</span><br><span class="line">    assign product = a * b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="选择器"><a href="#选择器" class="headerlink" title="选择器"></a>选择器</h2><p>4选1</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module mux4to1 (</span><br><span class="line">    input [7:0] a,</span><br><span class="line">    input [7:0] b,</span><br><span class="line">    input [7:0] c,</span><br><span class="line">    input [7:0] d,</span><br><span class="line">    input [1:0] sel,</span><br><span class="line">    output [7:0] out</span><br><span class="line">);</span><br><span class="line">    assign out = (sel == 2&#x27;b00) ? a :</span><br><span class="line">                 (sel == 2&#x27;b01) ? b :</span><br><span class="line">                 (sel == 2&#x27;b10) ? c : d;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="比较器"><a href="#比较器" class="headerlink" title="比较器"></a>比较器</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module comparator (</span><br><span class="line">    input [7:0] a,</span><br><span class="line">    input [7:0] b,</span><br><span class="line">    output equal</span><br><span class="line">);</span><br><span class="line">    assign equal = (a == b);</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="移位器"><a href="#移位器" class="headerlink" title="移位器"></a>移位器</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module shifter (</span><br><span class="line">    input [7:0] in,</span><br><span class="line">    input [2:0] shamt,</span><br><span class="line">    output [7:0] out</span><br><span class="line">);</span><br><span class="line">    assign out = in &lt;&lt; shamt;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h1 id="时序逻辑"><a href="#时序逻辑" class="headerlink" title="时序逻辑"></a>时序逻辑</h1><h2 id="寄存器"><a href="#寄存器" class="headerlink" title="寄存器"></a>寄存器</h2><p>在always结构化过语句后面增加边缘敏感信号(posedge和negedge)，就会变成一个简单的寄存器！</p>
<h3 id="简单寄存器"><a href="#简单寄存器" class="headerlink" title="简单寄存器"></a>简单寄存器</h3><p>寄存器的作用是让能够存储一组二值（0和1）代码，当边缘敏感信号触发时，就会收集收到的数据。以下是代码：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">module dff(</span><br><span class="line">    input i_clk,</span><br><span class="line">    input i_din,</span><br><span class="line">    output reg o_dout</span><br><span class="line">);</span><br><span class="line">    always@(posedge i_clk)</span><br><span class="line">        o_dout &lt;= i_din;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="同步有限状态机"><a href="#同步有限状态机" class="headerlink" title="同步有限状态机"></a>同步有限状态机</h2><h2 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h2><p>计数器是一个非常简单的时序逻辑。计数器在系统时钟触发下进行计数，并在达到某一个值的时候输出对应的触发信号给其他的电路模块。</p>
<p>此处用一个4位宽的计数器做例子。一开始的初始值为0（verilog代码中可写作4’b0000），这时候我们启动时钟，每上升（或下降）一次就敲一下计数器，计数器就会记仇并在他的小本子上记录你欺负他的次数。由于是4位宽，所以他的忍耐上线是15次（verilog代码4’b1111）。当你达到他忍耐的上线时，他就会去告状并且发出一个忍无可忍的信号o_full，等他火气消了初始值又回变成0。计数器还包含了一个使能信号，当使能信号无效时，计数器暂停计数。</p>
<p>代码可以这么写：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">module counter_4(</span><br><span class="line">    input i_clk,</span><br><span class="line">    input i_rst,</span><br><span class="line">    input i_en,</span><br><span class="line">    output reg [3:0] o_cnt,</span><br><span class="line">    output o_full</span><br><span class="line">)</span><br><span class="line">    always@(posedge i_clk or posedge i_rst)begin</span><br><span class="line">        if(i_rst)</span><br><span class="line">            o_cnt &lt;= 4&#x27;b0000;</span><br><span class="line">        else if(i_en)</span><br><span class="line">            o_cnt &lt;= o_cnt + 4&#x27;b0001;</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">    assign o_full = (o_cnt == 4&#x27;b1111);</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="时钟分频器"><a href="#时钟分频器" class="headerlink" title="时钟分频器"></a>时钟分频器</h2><p>时钟分频器的作用是将高频率的时钟转换为低频率的时钟，如果你看过这个视频”<a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=kB94gsT7eWY" title="很巧妙！几个简单的元器件实现计数！CPU是如何实现计数的！计数器的工作原理！">计数器</a>“更能够理解分频。</p>
<p>时钟分频计数器可以分为两类，一类是<strong>偶数倍分频</strong>，如视频所述的那样用计数器就可以实现，且分频后时钟的占空比可以达到50%；另一类则是<strong>奇数倍分频</strong>，是不能达到50%的。</p>
<p><em>如果你硬是要挑战难度，想用奇数倍分频达到50%，则需要同时利用输入时钟的上、下沿进行计数，产生两个奇数分频器，然后做异或运算就可以得到</em></p>
<h3 id="偶数倍分频器"><a href="#偶数倍分频器" class="headerlink" title="偶数倍分频器"></a>偶数倍分频器</h3><p>设计一个偶数倍时钟分频器，该电路将输入时钟进行分频，产生一个相位与源时钟相同、周期为8的信时钟。代码如下：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">module even_freq_div(</span><br><span class="line">    input i_clk,</span><br><span class="line">    input i_rst_n,</span><br><span class="line">    output reg o_clk</span><br><span class="line">);</span><br><span class="line">    reg [2:0] cnt;  // 3位计数器，能计数到7</span><br><span class="line"></span><br><span class="line">    always @(posedge i_clk or negedge i_rst_n)</span><br><span class="line">        if (!i_rst_n)</span><br><span class="line">            cnt &lt;= 3&#x27;b000;</span><br><span class="line">        else if (cnt == 3&#x27;b111)</span><br><span class="line">            cnt &lt;= 3&#x27;b000;</span><br><span class="line">        else</span><br><span class="line">            cnt &lt;= cnt + 1;</span><br><span class="line"></span><br><span class="line">    always @(posedge i_clk or negedge i_rst_n)</span><br><span class="line">        if (!i_rst_n)</span><br><span class="line">            o_clk &lt;= 1&#x27;b0;</span><br><span class="line">        else if (cnt == 3&#x27;b111)</span><br><span class="line">            o_clk &lt;= ~o_clk;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="奇数倍分频器"><a href="#奇数倍分频器" class="headerlink" title="奇数倍分频器"></a>奇数倍分频器</h3><p>设计一个占空比不为50%的奇数倍分频器，该电路的输出时钟周期为输入时钟的7倍，占空比为4&#x2F;7。代码如下:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line">module odd_divider_7_4(</span><br><span class="line">    input clk,         </span><br><span class="line">    input rst,          </span><br><span class="line">    output reg clk_out  </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    reg [2:0] counter;  </span><br><span class="line">    </span><br><span class="line">    always @(posedge clk or posedge rst) begin</span><br><span class="line">        if (rst) begin</span><br><span class="line">            counter &lt;= 3&#x27;d0;</span><br><span class="line">        end else begin</span><br><span class="line">            if (counter == 3&#x27;d6) begin</span><br><span class="line">                counter &lt;= 3&#x27;d0;  // 计数器到达7时复位</span><br><span class="line">            end else begin</span><br><span class="line">                counter &lt;= counter + 3&#x27;d1;</span><br><span class="line">            end</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">    always @(posedge clk or posedge rst) begin</span><br><span class="line">        if (rst) begin</span><br><span class="line">            clk_out &lt;= 1&#x27;b0;</span><br><span class="line">        end else begin</span><br><span class="line">            if (counter &lt; 3&#x27;d4) begin</span><br><span class="line">                clk_out &lt;= 1&#x27;b1;  // 在0到3时输出高电平</span><br><span class="line">            end else begin</span><br><span class="line">                clk_out &lt;= 1&#x27;b0;  // 在4到6时输出低电平</span><br><span class="line">            end</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></div><div class="article-licensing box"><div class="licensing-title"><p>数字电路与verilog结合</p><p><a href="http://example.com/2024/08/08/数字电路与verilog结合/">http://example.com/2024/08/08/数字电路与verilog结合/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Hau uhang</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2024-08-08</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2025-05-13</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="知识共享" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="署名" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="非商业用途" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/%E5%AD%A6%E4%B9%A0/">学习</a><a class="link-muted mr-2" rel="tag" href="/tags/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></div><!--!--></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">喜欢这篇文章？打赏一下作者吧</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>支付宝</span><span class="qrcode"><img src="/img/Alipay.jpg" alt="支付宝"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>微信</span><span class="qrcode"><img src="/img/wechat.jpg" alt="微信"></span></a></div></div></div><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2024/08/08/ubuntu%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">ubuntu学习记录</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2024/05/11/Asynchronous-FIFO/"><span class="level-item">异步FIFO</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card" id="comments"><div class="card-content"><h3 class="title is-5">评论</h3><div id="comment-container"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.css"><script src="https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.min.js"></script><script>var gitalk = new Gitalk({
            id: "b2e60e81e059728dd720e1b2c1a0436c",
            repo: "hauuhang.github.io",
            owner: "HauUhang",
            clientID: "49e917220c24d828d782",
            clientSecret: "3ba291dbe914d0164e3444c27cb6877a711734d9",
            admin: ["HauUhang"],
            createIssueManually: false,
            distractionFreeMode: false,
            perPage: 20,
            pagerDirection: "last",
            
            
            enableHotKey: true,
            language: "zh-CN",
        })
        gitalk.render('comment-container')</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar" src="/img/avatar.png" alt="Hau"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Hau</p><p class="is-size-6 is-block">Didital Engineer</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Guangdong, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives/"><p class="title">22</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories/"><p class="title">5</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags/"><p class="title">10</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/HauUhang" target="_blank" rel="me noopener">关注我</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Linken" href="https://www.linkedin.com/in/robin-hau-98573b269/"><i class="fab fa-linkedin-in"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Zhihu" href="https://www.zhihu.com/people/Aurora7july"><i class="fab fa-zhihu"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Bilibili" href="https://space.bilibili.com/1174458156?spm_id_from=333.33.0.0"><i class="fab fa-bilibili"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="QQ" href="https://qm.qq.com/q/v0YWKvp0EE"><i class="fab fa-qq"></i></a></div></div></div><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">目录</h3><ul class="menu-list"><li><a class="level is-mobile" href="#三种基本运算"><span class="level-left"><span class="level-item">1</span><span class="level-item">三种基本运算</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#与门"><span class="level-left"><span class="level-item">1.1</span><span class="level-item">与门</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表"><span class="level-left"><span class="level-item">1.1.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码"><span class="level-left"><span class="level-item">1.1.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#或门"><span class="level-left"><span class="level-item">1.2</span><span class="level-item">或门</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-1"><span class="level-left"><span class="level-item">1.2.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-1"><span class="level-left"><span class="level-item">1.2.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#非门"><span class="level-left"><span class="level-item">1.3</span><span class="level-item">非门</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-2"><span class="level-left"><span class="level-item">1.3.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-2"><span class="level-left"><span class="level-item">1.3.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#与非"><span class="level-left"><span class="level-item">1.4</span><span class="level-item">与非</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-3"><span class="level-left"><span class="level-item">1.4.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-3"><span class="level-left"><span class="level-item">1.4.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#或非"><span class="level-left"><span class="level-item">1.5</span><span class="level-item">或非</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-4"><span class="level-left"><span class="level-item">1.5.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-4"><span class="level-left"><span class="level-item">1.5.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#与或非"><span class="level-left"><span class="level-item">1.6</span><span class="level-item">与或非</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-5"><span class="level-left"><span class="level-item">1.6.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-5"><span class="level-left"><span class="level-item">1.6.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#异或"><span class="level-left"><span class="level-item">1.7</span><span class="level-item">异或</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-6"><span class="level-left"><span class="level-item">1.7.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-6"><span class="level-left"><span class="level-item">1.7.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#同或"><span class="level-left"><span class="level-item">1.8</span><span class="level-item">同或</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#表达式与真值表-7"><span class="level-left"><span class="level-item">1.8.1</span><span class="level-item">表达式与真值表</span></span></a></li><li><a class="level is-mobile" href="#verilog代码-7"><span class="level-left"><span class="level-item">1.8.2</span><span class="level-item">verilog代码</span></span></a></li></ul></li></ul></li><li><a class="level is-mobile" href="#组合逻辑电路"><span class="level-left"><span class="level-item">2</span><span class="level-item">组合逻辑电路</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#编码器"><span class="level-left"><span class="level-item">2.1</span><span class="level-item">编码器</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#代码"><span class="level-left"><span class="level-item">2.1.1</span><span class="level-item">代码</span></span></a></li></ul></li><li><a class="level is-mobile" href="#译码器"><span class="level-left"><span class="level-item">2.2</span><span class="level-item">译码器</span></span></a></li><li><a class="level is-mobile" href="#加法器"><span class="level-left"><span class="level-item">2.3</span><span class="level-item">加法器</span></span></a></li><li><a class="level is-mobile" href="#乘法器"><span class="level-left"><span class="level-item">2.4</span><span class="level-item">乘法器</span></span></a></li><li><a class="level is-mobile" href="#选择器"><span class="level-left"><span class="level-item">2.5</span><span class="level-item">选择器</span></span></a></li><li><a class="level is-mobile" href="#比较器"><span class="level-left"><span class="level-item">2.6</span><span class="level-item">比较器</span></span></a></li><li><a class="level is-mobile" href="#移位器"><span class="level-left"><span class="level-item">2.7</span><span class="level-item">移位器</span></span></a></li></ul></li><li><a class="level is-mobile" href="#时序逻辑"><span class="level-left"><span class="level-item">3</span><span class="level-item">时序逻辑</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#寄存器"><span class="level-left"><span class="level-item">3.1</span><span class="level-item">寄存器</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#简单寄存器"><span class="level-left"><span class="level-item">3.1.1</span><span class="level-item">简单寄存器</span></span></a></li></ul></li><li><a class="level is-mobile" href="#同步有限状态机"><span class="level-left"><span class="level-item">3.2</span><span class="level-item">同步有限状态机</span></span></a></li><li><a class="level is-mobile" href="#计数器"><span class="level-left"><span class="level-item">3.3</span><span class="level-item">计数器</span></span></a></li><li><a class="level is-mobile" href="#时钟分频器"><span class="level-left"><span class="level-item">3.4</span><span class="level-item">时钟分频器</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#偶数倍分频器"><span class="level-left"><span class="level-item">3.4.1</span><span class="level-item">偶数倍分频器</span></span></a></li><li><a class="level is-mobile" href="#奇数倍分频器"><span class="level-left"><span class="level-item">3.4.2</span><span class="level-item">奇数倍分频器</span></span></a></li></ul></li></ul></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E4%B8%AA%E4%BA%BA/"><span class="level-start"><span class="level-item">个人</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/%E5%AD%A6%E4%B9%A0/"><span class="level-start"><span class="level-item">学习</span></span><span class="level-end"><span class="level-item tag">11</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%80%9D%E8%80%83/"><span class="level-start"><span class="level-item">思考</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%95%B0%E5%AD%97IC%E5%B7%A5%E7%A8%8B%E5%B8%88%E8%84%91%E8%A2%8B%E9%87%8C%E6%9C%89%E4%BB%80%E4%B9%88/"><span class="level-start"><span class="level-item">数字IC工程师脑袋里有什么</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%97%85%E8%A1%8C/"><span class="level-start"><span class="level-item">旅行</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/FIFO/"><span class="tag">FIFO</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E4%B8%AA%E4%BA%BA/"><span class="tag">个人</span><span class="tag">6</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E4%BB%A3%E7%A0%81/"><span class="tag">代码</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E5%91%BD%E4%BB%A4/"><span class="tag">命令</span><span class="tag">6</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E5%AD%A6%E4%B9%A0/"><span class="tag">学习</span><span class="tag">16</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%80%9D%E8%80%83/"><span class="tag">思考</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/"><span class="tag">数字IC设计</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%95%B0%E5%AD%97IC%E9%AA%8C%E8%AF%81/"><span class="tag">数字IC验证</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%97%85%E8%A1%8C/"><span class="tag">旅行</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%AC%94%E8%AE%B0/"><span class="tag">笔记</span><span class="tag">4</span></a></div></div></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-05-03T05:43:45.000Z">2025-05-03</time></p><p class="title"><a href="/2025/05/03/%E6%9C%AC%E7%A7%91%E6%AF%95%E4%B8%9A%E8%AE%BA%E6%96%87%E8%87%B4%E8%B0%A2/">本科毕业论文致谢</a></p><p class="categories"><a href="/categories/%E4%B8%AA%E4%BA%BA/">个人</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-03-23T11:01:45.000Z">2025-03-23</time></p><p class="title"><a href="/2025/03/23/%E8%AE%BA%E5%B9%B8%E7%A6%8F%E2%80%94%E2%80%94%E6%96%AF%E5%A4%9A%E8%91%9B%E4%B8%BB%E4%B9%89/">论幸福——斯多葛主义</a></p><p class="categories"><a href="/categories/%E6%80%9D%E8%80%83/">思考</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2024-08-29T06:06:53.000Z">2024-08-29</time></p><p class="title"><a href="/2024/08/29/%E6%97%85%E6%B8%B8-%E6%96%B0%E5%8A%A0%E5%9D%A1/">旅游-新加坡</a></p><p class="categories"><a href="/categories/%E6%97%85%E8%A1%8C/">旅行</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2024-08-08T02:41:23.000Z">2024-08-08</time></p><p class="title"><a href="/2024/08/08/ubuntu%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/">ubuntu学习记录</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2024-08-08T01:14:37.000Z">2024-08-08</time></p><p class="title"><a href="/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/">数字电路与verilog结合</a></p><p class="categories"><a href="/categories/%E6%95%B0%E5%AD%97IC%E5%B7%A5%E7%A8%8B%E5%B8%88%E8%84%91%E8%A2%8B%E9%87%8C%E6%9C%89%E4%BB%80%E4%B9%88/">数字IC工程师脑袋里有什么</a></p></div></article></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.png" alt="Hau&#039;s Blog" height="28"></a><p class="is-size-7"><span>&copy; 2025 Hau uhang</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p><p class="is-size-7">Peace & Love</p></div><div class="level-end"></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh-cn");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script data-pjax src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script data-pjax src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用Cookie来改善您的体验。",
          dismiss: "知道了！",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/javascript" id="MathJax-script" async>MathJax = {
      tex: {
        inlineMath: [['$', '$'], ['\\(', '\\)']]
      },
      svg: {
        fontCache: 'global'
      },
      chtml: {
        matchFontHeight: false
      }
    };</script><script src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js"></script><script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.min.js"></script><script src="/js/pjax.js"></script><!--!--><!--!--><!--!--><script data-pjax src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script data-pjax src="/js/insight.js" defer></script><script data-pjax>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script></body></html>