
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092783                       # Number of seconds simulated
sim_ticks                                 92783378000                       # Number of ticks simulated
final_tick                                92783378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 993001                       # Simulator instruction rate (inst/s)
host_op_rate                                  1634995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2066259557                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_seconds                                    44.90                       # Real time elapsed on the host
sim_insts                                    44589715                       # Number of instructions simulated
sim_ops                                      73417860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1154048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1176832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       911808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          911808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         14247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             245561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12438090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12683651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        245561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           245561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9827277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9827277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9827277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            245561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12438090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22510929                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877740                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816540                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           168                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        185566756                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589715                       # Number of instructions committed
system.cpu.committedOps                      73417860                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895936                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895936                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691601                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  185566756                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543779     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417860                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.906096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            588.187026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.906096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5805080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5805080                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26644137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26644137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26644137                       # number of overall hits
system.cpu.dcache.overall_hits::total        26644137                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38683                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11460                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        50143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        50143                       # number of overall misses
system.cpu.dcache.overall_misses::total         50143                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4837603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4837603000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1321133000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1321133000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6158736000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6158736000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6158736000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6158736000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001970                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001878                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 125057.596360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125057.596360                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 115282.111693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115282.111693                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 122823.444947                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122823.444947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 122823.444947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122823.444947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43449                       # number of writebacks
system.cpu.dcache.writebacks::total             43449                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        11460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        50143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        50143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50143                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4798920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4798920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1309673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1309673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6108593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6108593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6108593000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6108593000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001878                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 124057.596360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 124057.596360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 114282.111693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114282.111693                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 121823.444947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121823.444947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 121823.444947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121823.444947                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.277790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.924157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.277790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834174                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916553                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916553                       # number of overall hits
system.cpu.icache.overall_hits::total        59916553                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63955000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63955000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63955000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916909                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 179648.876404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179648.876404                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 179648.876404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179648.876404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 179648.876404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179648.876404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63599000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63599000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 178648.876404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 178648.876404                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 178648.876404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 178648.876404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 178648.876404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 178648.876404                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.489917                       # Cycle average of tags in use
system.l2.tags.total_refs                       95417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.994516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.382235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.270100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.837582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986079                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1938                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    787223                       # Number of tag accesses
system.l2.tags.data_accesses                   787223                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43449                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              4759                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4759                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   251                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21627                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21878                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21878                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21878                       # number of overall hits
system.l2.overall_hits::total                   21878                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6450                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17056                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23506                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23862                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23506                       # number of overall misses
system.l2.overall_misses::total                 23862                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1239877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1239877000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63063000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63063000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4513811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4513811500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5753688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5816751500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63063000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5753688500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5816751500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          4759                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4759                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45740                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45740                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962543                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.440917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.440917                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.517936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.521688                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.517936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.521688                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 192228.992248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 192228.992248                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 177143.258427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177143.258427                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 264646.546670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 264646.546670                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 177143.258427                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 244775.312686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 243766.302070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 177143.258427                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 244775.312686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 243766.302070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21217                       # number of writebacks
system.l2.writebacks::total                     21217                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6450                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17056                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23862                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1175377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1175377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59503000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59503000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4343251500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4343251500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59503000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5518628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5578131500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59503000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5518628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5578131500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.440917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.440917                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.517936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.521688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.517936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.521688                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 182228.992248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 182228.992248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 167143.258427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167143.258427                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 254646.546670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 254646.546670                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 167143.258427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 234775.312686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 233766.302070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 167143.258427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 234775.312686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 233766.302070                       # average overall mshr miss latency
system.l2.replacements                          21839                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2014.103917                       # Cycle average of tags in use
system.l3.tags.total_refs                       45148                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     34679                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.301883                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      594.890456                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         30.338541                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1388.874921                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.290474                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.014814                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.678162                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.983449                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1971                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    125487                       # Number of tag accesses
system.l3.tags.data_accesses                   125487                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21217                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21217                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           5449                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              5449                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  5474                       # number of demand (read+write) hits
system.l3.demand_hits::total                     5474                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 5474                       # number of overall hits
system.l3.overall_hits::total                    5474                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6425                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6425                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        11607                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           11963                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18032                       # number of demand (read+write) misses
system.l3.demand_misses::total                  18388                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              18032                       # number of overall misses
system.l3.overall_misses::total                 18388                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1104164500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1104164500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55587000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4088139500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4143726500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55587000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5192304000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5247891000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55587000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5192304000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5247891000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21217                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21217                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17056                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17412                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23506                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23862                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23506                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23862                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996124                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996124                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.680523                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.687055                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.767123                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.770598                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.767123                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.770598                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 171854.396887                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 171854.396887                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 156143.258427                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 352213.276471                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 346378.542172                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 156143.258427                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 287949.423248                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 285397.596258                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 156143.258427                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 287949.423248                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 285397.596258                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                14247                       # number of writebacks
system.l3.writebacks::total                     14247                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          256                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           256                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6425                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6425                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        11607                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        11963                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18032                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             18388                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18032                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            18388                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1039914500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1039914500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52027000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3972069500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4024096500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52027000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5011984000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5064011000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52027000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5011984000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5064011000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996124                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996124                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.680523                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.687055                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.767123                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.770598                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.767123                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.770598                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 161854.396887                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 161854.396887                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146143.258427                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 342213.276471                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 336378.542172                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146143.258427                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 277949.423248                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 275397.596258                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146143.258427                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 277949.423248                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 275397.596258                       # average overall mshr miss latency
system.l3.replacements                          32631                       # number of replacements
system.membus.snoop_filter.tot_requests         35191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        16803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14247                       # Transaction distribution
system.membus.trans_dist::CleanEvict              266                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6425                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11963                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        51289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        51289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2088640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2088640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2088640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18388                       # Request fanout histogram
system.membus.reqLayer2.occupancy            92221000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           91944000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        95417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        49677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11605                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20419                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4759                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       145158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                145916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5711040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40213                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1357888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            90712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.127932                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79107     87.21%     87.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11605     12.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91203500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          70455500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45409                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          18374                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        18374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  92783378000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17412                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        35464                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           18709                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17412                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69266                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           32631                       # Total snoops (count)
system.tol3bus.snoopTraffic                    911808                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            56498                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.325215                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.468459                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  38124     67.48%     67.48% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  18374     32.52%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              56498                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           43923995                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35793005                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
