Timing Analyzer report for lab7
Tue Mar 12 14:48:22 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 20. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'main_clk_50'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'main_clk_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'main_clk_50'
 36. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 39. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Removal: 'main_clk_50'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'main_clk_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'main_clk_50'
 54. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 57. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 61. Fast 1200mV 0C Model Removal: 'main_clk_50'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab7                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.7%      ;
;     Processor 3            ;   5.6%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; lab7.sdc                                                                   ; OK     ; Tue Mar 12 14:48:17 2019 ;
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Mar 12 14:48:17 2019 ;
; lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Mar 12 14:48:17 2019 ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc                ; OK     ; Tue Mar 12 14:48:17 2019 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 65.11 MHz  ; 65.11 MHz       ; main_clk_50                          ;      ;
; 96.9 MHz   ; 96.9 MHz        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 141.36 MHz ; 141.36 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.000         ;
; main_clk_50                          ; 4.641  ; 0.000         ;
; altera_reserved_tck                  ; 46.463 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.358 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.388 ; 0.000         ;
; altera_reserved_tck                  ; 0.403 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 14.861 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.958 ; 0.000         ;
; altera_reserved_tck                  ; 97.492 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.438 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.496 ; 0.000         ;
; main_clk_50                          ; 3.714 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.628  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.695  ; 0.000         ;
; altera_reserved_tck                  ; 49.623 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.859      ;
; 9.680  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.982      ;
; 9.686  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.972      ;
; 9.687  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.321     ; 3.992      ;
; 9.691  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.347     ; 3.962      ;
; 9.696  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.962      ;
; 9.697  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.952      ;
; 9.697  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.952      ;
; 9.700  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.962      ;
; 9.701  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.347     ; 3.952      ;
; 9.702  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.972      ;
; 9.703  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.952      ;
; 9.705  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.705  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.709  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.962      ;
; 9.713  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.942      ;
; 9.714  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.952      ;
; 9.714  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.952      ;
; 9.718  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.350     ; 3.932      ;
; 9.722  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.952      ;
; 9.726  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.332     ; 3.942      ;
; 9.727  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.922      ;
; 9.727  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.922      ;
; 9.732  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.942      ;
; 9.734  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.942      ;
; 9.735  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.912      ;
; 9.737  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.912      ;
; 9.740  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.932      ;
; 9.741  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.942      ;
; 9.742  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.932      ;
; 9.744  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.932      ;
; 9.750  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.922      ;
; 9.759  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.912      ;
; 9.759  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.932      ;
; 9.761  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.922      ;
; 9.762  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.912      ;
; 9.762  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.296     ; 3.942      ;
; 9.764  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.922      ;
; 9.765  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.932      ;
; 9.767  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.321     ; 3.912      ;
; 9.767  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.321     ; 3.912      ;
; 9.769  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.922      ;
; 9.773  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.932      ;
; 9.775  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.922      ;
; 9.780  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.932      ;
; 9.782  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.296     ; 3.922      ;
; 9.792  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.296     ; 3.912      ;
; 9.819  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.830      ;
; 9.821  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.870      ;
; 9.831  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.840      ;
; 9.846  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.820      ;
; 9.856  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.830      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.875  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.792      ;
; 9.877  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.877  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.880  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.880  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.882  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                              ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.830      ;
; 9.884  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.792      ;
; 9.884  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.792      ;
; 9.888  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.792      ;
; 9.890  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.318     ; 3.792      ;
; 9.892  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.820      ;
; 9.893  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.792      ;
; 9.894  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.894  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.896  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.896  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.896  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.896  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.310     ; 3.792      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.310     ; 3.792      ;
; 9.901  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.307     ; 3.792      ;
; 9.901  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.307     ; 3.792      ;
; 9.905  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.792      ;
; 9.913  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.792      ;
; 9.926  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.282     ; 3.792      ;
; 9.927  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.281     ; 3.792      ;
; 10.003 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.702      ;
; 10.644 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 9.094      ;
; 10.709 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 9.022      ;
; 10.745 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 9.011      ;
; 10.761 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 9.009      ;
; 10.976 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 8.774      ;
; 11.231 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 8.560      ;
; 11.282 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 8.456      ;
; 11.337 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 8.404      ;
; 11.367 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 8.345      ;
; 11.369 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[46] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 8.342      ;
; 11.384 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[51] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 8.354      ;
; 11.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 8.323      ;
; 11.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 8.332      ;
; 11.422 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 8.290      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.641 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.069     ; 10.290     ;
; 7.006 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.921     ;
; 7.014 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.913     ;
; 7.108 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.818     ;
; 7.109 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.817     ;
; 7.116 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.810     ;
; 7.117 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.809     ;
; 7.123 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.802     ;
; 7.131 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.794     ;
; 7.166 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.759     ;
; 7.174 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.751     ;
; 7.305 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.621     ;
; 7.313 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.613     ;
; 7.377 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.548     ;
; 7.385 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.540     ;
; 7.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.497     ;
; 7.439 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.487     ;
; 7.511 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 12.417     ;
; 7.518 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.409     ;
; 7.519 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 12.409     ;
; 7.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.401     ;
; 7.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.399     ;
; 7.534 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.391     ;
; 7.626 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.299     ;
; 7.631 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.296     ;
; 7.634 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.291     ;
; 7.639 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.288     ;
; 7.784 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.141     ;
; 7.792 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.133     ;
; 7.826 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.532     ; 11.660     ;
; 7.834 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.532     ; 11.652     ;
; 7.908 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.018     ;
; 7.916 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.010     ;
; 7.949 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.978     ;
; 7.957 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.970     ;
; 7.998 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.069     ; 6.933      ;
; 8.017 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 11.902     ;
; 8.025 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 11.894     ;
; 8.111 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.088     ; 6.801      ;
; 8.146 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.532     ; 11.340     ;
; 8.154 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.532     ; 11.332     ;
; 8.184 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.743     ;
; 8.211 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.715     ;
; 8.213 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.712     ;
; 8.219 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.707     ;
; 8.221 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.706     ;
; 8.229 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.696     ;
; 8.229 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.697     ;
; 8.231 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.088     ; 6.681      ;
; 8.237 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.688     ;
; 8.237 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.689     ;
; 8.250 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.675     ;
; 8.255 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.671     ;
; 8.263 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.663     ;
; 8.275 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 11.644     ;
; 8.312 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 11.607     ;
; 8.341 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.584     ;
; 8.349 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.576     ;
; 8.397 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.088     ; 6.515      ;
; 8.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.522     ;
; 8.435 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.490     ;
; 8.440 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.485     ;
; 8.443 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.482     ;
; 8.476 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.451     ;
; 8.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.438     ;
; 8.494 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.431     ;
; 8.495 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.430     ;
; 8.502 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.423     ;
; 8.513 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.414     ;
; 8.516 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.428     ;
; 8.516 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.069     ; 6.415      ;
; 8.520 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.424     ;
; 8.545 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.381     ;
; 8.553 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.373     ;
; 8.567 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.359     ;
; 8.571 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 11.353     ;
; 8.571 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.069     ; 6.360      ;
; 8.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.351     ;
; 8.579 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 11.345     ;
; 8.602 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.323     ;
; 8.610 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.315     ;
; 8.618 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.325     ;
; 8.619 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.324     ;
; 8.622 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.321     ;
; 8.623 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.320     ;
; 8.633 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.309     ;
; 8.637 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.305     ;
; 8.647 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.279     ;
; 8.655 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.271     ;
; 8.676 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.266     ;
; 8.680 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.262     ;
; 8.686 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.239     ;
; 8.689 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.237     ;
; 8.692 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.235     ;
; 8.694 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.231     ;
; 8.697 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.229     ;
; 8.700 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.227     ;
; 8.700 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.225     ;
; 8.708 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.217     ;
; 8.783 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.069     ; 6.148      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.646      ;
; 46.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.597      ;
; 46.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.298      ;
; 46.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.100      ;
; 47.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.022      ;
; 47.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.979      ;
; 47.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.682      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.663      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.661      ;
; 47.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.559      ;
; 47.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.473      ;
; 47.657 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 2.409      ;
; 47.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.204      ;
; 48.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.015      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.744      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.684      ;
; 95.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.683      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.635      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.621      ;
; 95.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.599      ;
; 95.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.599      ;
; 95.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.599      ;
; 95.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.549      ;
; 95.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.489      ;
; 95.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.488      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.485      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.456      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.456      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.456      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.422      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.376      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.362      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.361      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.358      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.340      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.299      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.299      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.282      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.282      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.282      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.239      ;
; 95.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.238      ;
; 95.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.235      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.224      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.212      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.176      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.164      ;
; 95.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.163      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.160      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.154      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.154      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.154      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.162      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.162      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.162      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.146      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.146      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.146      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.146      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.146      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.126      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.126      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.126      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.126      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.063      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.023      ;
; 95.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 1.022      ;
; 0.372 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.446      ; 1.041      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.669      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.446      ; 1.063      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.446      ; 1.067      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 1.067      ;
; 0.406 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.446      ; 1.076      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.696      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.703      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.702      ;
; 0.421 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.705      ;
; 0.425 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.692      ;
; 0.425 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[3]                                                                                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.434 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.701      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.425 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.690      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.432 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.441 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.707      ;
; 0.442 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.469 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.734      ;
; 0.476 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.742      ;
; 0.497 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.762      ;
; 0.501 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.767      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.770      ;
; 0.509 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.775      ;
; 0.510 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.776      ;
; 0.546 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.811      ;
; 0.550 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[49]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[13]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.571 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.575 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.582 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.847      ;
; 0.583 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.849      ;
; 0.584 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.850      ;
; 0.584 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.850      ;
; 0.593 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[38]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.599 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.864      ;
; 0.599 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.864      ;
; 0.600 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.870      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.697      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.702      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.741      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.756      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.764      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.562 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.564 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.834      ;
; 0.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.582 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.866      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.592 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.876      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.857      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.858      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.881      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.876      ;
; 0.613 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.879      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.906      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.904      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.914      ;
; 0.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.650 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.652 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.917      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.920      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.942      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.943      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.944      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.945      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.946      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.952      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.956      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.962      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.961      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.861 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.080      ;
; 14.861 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.080      ;
; 14.861 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.080      ;
; 14.861 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.080      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.089      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 5.077      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 5.077      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 5.077      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.081      ;
; 14.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.070      ;
; 14.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.070      ;
; 14.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.070      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.073      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.073      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.864 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.071      ;
; 14.871 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 5.075      ;
; 14.871 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 5.075      ;
; 14.872 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.077      ;
; 14.873 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 5.071      ;
; 14.873 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 5.071      ;
; 14.873 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 5.071      ;
; 14.873 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 5.071      ;
; 14.873 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 5.071      ;
; 14.875 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.061      ;
; 14.875 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.061      ;
; 14.875 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.061      ;
; 14.875 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.061      ;
; 14.875 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.061      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.060      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.697      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 4.699      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 4.699      ;
; 15.251 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 4.699      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.687      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.687      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.687      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.687      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.686      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[1]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.686      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.686      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.685      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.685      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.685      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.685      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.686      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.695      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
; 15.252 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.696      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 4.665      ;
; 14.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 4.665      ;
; 14.959 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.275     ; 4.661      ;
; 14.959 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.275     ; 4.661      ;
; 14.961 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.303     ; 4.631      ;
; 14.962 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.282     ; 4.651      ;
; 14.966 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 4.778      ;
; 14.966 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 4.778      ;
; 14.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.784      ;
; 14.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.774      ;
; 14.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.774      ;
; 14.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.784      ;
; 14.969 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 4.744      ;
; 14.970 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 4.764      ;
; 14.970 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 4.764      ;
; 14.974 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 4.654      ;
; 14.977 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.278     ; 4.640      ;
; 14.982 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.767      ;
; 14.983 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.245     ; 4.667      ;
; 14.984 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.688      ;
; 14.984 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.688      ;
; 14.984 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.688      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.753      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.233     ; 4.677      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 4.682      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.233     ; 4.677      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 4.680      ;
; 14.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 4.680      ;
; 14.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.673      ;
; 14.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.673      ;
; 14.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 4.644      ;
; 14.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 4.685      ;
; 14.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 4.644      ;
; 14.987 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.660      ;
; 14.987 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.660      ;
; 14.987 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.660      ;
; 14.987 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.660      ;
; 14.989 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 4.629      ;
; 14.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.780      ;
; 14.992 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.801      ;
; 14.992 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.801      ;
; 14.992 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.801      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.795      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.795      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 4.790      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 4.790      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.793      ;
; 14.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.793      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 4.751      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.798      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.757      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.786      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.786      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.757      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 4.763      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.798      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.757      ;
; 14.994 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 4.763      ;
; 14.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.773      ;
; 14.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.773      ;
; 14.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.773      ;
; 14.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.773      ;
; 14.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.773      ;
; 14.997 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.742      ;
; 14.997 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.742      ;
; 14.997 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.742      ;
; 14.999 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 4.655      ;
; 14.999 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 4.672      ;
; 14.999 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 4.672      ;
; 14.999 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 4.672      ;
; 15.003 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 4.639      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.785      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.785      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.785      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 4.768      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.764      ;
; 15.007 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.785      ;
; 15.011 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 4.752      ;
; 15.011 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 4.752      ;
; 15.011 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.721      ;
; 15.011 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.721      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.854      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.854      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.854      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.854      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.854      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.860      ;
; 15.098 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.845      ;
; 15.098 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.845      ;
; 15.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 4.837      ;
; 15.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 4.834      ;
; 15.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 4.834      ;
; 15.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 4.837      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.450      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.926      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.924      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.924      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.924      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.924      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.924      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.899      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
; 98.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.838      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.700      ;
; 1.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.726      ;
; 1.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.726      ;
; 1.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.726      ;
; 1.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.726      ;
; 1.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.772      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.777      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.797      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.797      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.797      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.797      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.797      ;
; 2.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.298      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 4.201      ;
; 3.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 4.201      ;
; 3.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 4.201      ;
; 3.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 4.201      ;
; 3.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 4.201      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.518 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.217      ;
; 3.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.209      ;
; 3.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.209      ;
; 3.910 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.566      ;
; 3.910 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.566      ;
; 3.925 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.202      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.215      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.215      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.215      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.206      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.206      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.206      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.210      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.216      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.216      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.216      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.216      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.209      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.214      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.214      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.217      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.213      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.209      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.214      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.214      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.209      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.211      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.212      ;
; 3.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.214      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.714 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.483      ;
; 3.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 4.472      ;
; 3.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 4.472      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 4.480      ;
; 3.751 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.483      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|read_latency_shift_reg[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.471      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.471      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.471      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.471      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key2|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key3|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.151      ; 4.480      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.151      ; 4.480      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.151      ; 4.480      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.151      ; 4.480      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.152      ; 4.481      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.158      ; 4.487      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.158      ; 4.487      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.158      ; 4.487      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[0][82]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[0][64]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 4.472      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|av_readdata_pre[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|av_readdata_pre[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 4.474      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[5]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 4.473      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.482      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.150      ; 4.479      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.132      ; 4.462      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.470      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.470      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.470      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.470      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][82]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.471      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 4.484      ;
; 4.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.153      ; 4.483      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 32.927 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 70.14 MHz  ; 70.14 MHz       ; main_clk_50                          ;      ;
; 107.35 MHz ; 107.35 MHz      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 159.08 MHz ; 159.08 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.692  ; 0.000         ;
; main_clk_50                          ; 5.742  ; 0.000         ;
; altera_reserved_tck                  ; 46.857 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.337 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.338 ; 0.000         ;
; altera_reserved_tck                  ; 0.355 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 15.344 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 15.444 ; 0.000         ;
; altera_reserved_tck                  ; 97.695 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.308 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.099 ; 0.000         ;
; main_clk_50                          ; 3.321 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.647  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.683  ; 0.000         ;
; altera_reserved_tck                  ; 49.564 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.692  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.308      ;
; 10.685 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.827     ; 3.488      ;
; 10.692 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.498      ;
; 10.692 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.478      ;
; 10.697 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.468      ;
; 10.700 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.458      ;
; 10.700 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.458      ;
; 10.702 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.468      ;
; 10.705 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.827     ; 3.468      ;
; 10.707 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.458      ;
; 10.707 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.478      ;
; 10.709 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.458      ;
; 10.710 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.710 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.713 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.468      ;
; 10.717 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.458      ;
; 10.719 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.448      ;
; 10.719 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.458      ;
; 10.721 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.438      ;
; 10.727 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.458      ;
; 10.729 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.448      ;
; 10.730 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.428      ;
; 10.733 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.839     ; 3.428      ;
; 10.737 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.448      ;
; 10.738 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.448      ;
; 10.740 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.740 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.745 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.438      ;
; 10.746 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.448      ;
; 10.747 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.438      ;
; 10.748 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.438      ;
; 10.755 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.428      ;
; 10.763 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.418      ;
; 10.765 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.438      ;
; 10.766 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.428      ;
; 10.767 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.418      ;
; 10.768 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.448      ;
; 10.769 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.428      ;
; 10.771 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.791     ; 3.438      ;
; 10.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.418      ;
; 10.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.418      ;
; 10.775 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.428      ;
; 10.778 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.438      ;
; 10.781 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.791     ; 3.428      ;
; 10.786 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.776     ; 3.438      ;
; 10.788 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.428      ;
; 10.798 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.418      ;
; 10.839 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.839     ; 3.322      ;
; 10.841 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.362      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.847 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.327      ;
; 10.849 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.332      ;
; 10.851 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.822     ; 3.327      ;
; 10.853 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.820     ; 3.327      ;
; 10.853 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.820     ; 3.327      ;
; 10.856 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.327      ;
; 10.856 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.327      ;
; 10.859 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.327      ;
; 10.859 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.327      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.312      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.327      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.327      ;
; 10.867 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.327      ;
; 10.869 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.804     ; 3.327      ;
; 10.869 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.804     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.872 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.801     ; 3.327      ;
; 10.872 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.801     ; 3.327      ;
; 10.875 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.322      ;
; 10.876 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.327      ;
; 10.876 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.327      ;
; 10.880 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.793     ; 3.327      ;
; 10.889 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.327      ;
; 10.902 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.771     ; 3.327      ;
; 10.902 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                              ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.776     ; 3.322      ;
; 10.902 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.771     ; 3.327      ;
; 10.912 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.776     ; 3.312      ;
; 10.994 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.222      ;
; 11.309 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 8.441      ;
; 11.350 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 8.393      ;
; 11.380 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 8.389      ;
; 11.392 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 8.392      ;
; 11.568 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 8.202      ;
; 11.827 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.979      ;
; 11.919 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 7.831      ;
; 11.932 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 7.799      ;
; 11.960 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[46] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 7.770      ;
; 11.987 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 7.744      ;
; 12.024 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[47] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 7.707      ;
; 12.028 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 7.726      ;
; 12.053 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 7.706      ;
; 12.053 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 7.682      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.742 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.783     ; 9.475      ;
; 8.146 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.793     ;
; 8.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.769     ;
; 8.220 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.718     ;
; 8.232 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.706     ;
; 8.232 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.706     ;
; 8.238 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.700     ;
; 8.255 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.683     ;
; 8.256 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.682     ;
; 8.259 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.679     ;
; 8.267 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.671     ;
; 8.391 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.547     ;
; 8.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.523     ;
; 8.434 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 11.506     ;
; 8.446 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 11.494     ;
; 8.454 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.484     ;
; 8.466 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.472     ;
; 8.501 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.437     ;
; 8.525 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.413     ;
; 8.590 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.348     ;
; 8.602 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.336     ;
; 8.609 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.330     ;
; 8.623 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.316     ;
; 8.657 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.282     ;
; 8.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.278     ;
; 8.669 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.270     ;
; 8.672 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.266     ;
; 8.781 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.487     ; 10.751     ;
; 8.793 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.487     ; 10.739     ;
; 8.808 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.130     ;
; 8.820 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.118     ;
; 8.907 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.031     ;
; 8.919 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.019     ;
; 8.951 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.988     ;
; 8.963 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.976     ;
; 9.015 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.783     ; 6.202      ;
; 9.063 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.487     ; 10.469     ;
; 9.074 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 10.857     ;
; 9.075 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.487     ; 10.457     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 10.845     ;
; 9.105 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 6.090      ;
; 9.108 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.830     ;
; 9.120 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.818     ;
; 9.140 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.799     ;
; 9.147 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.791     ;
; 9.152 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.787     ;
; 9.159 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.779     ;
; 9.173 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.764     ;
; 9.185 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.752     ;
; 9.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.749     ;
; 9.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.737     ;
; 9.230 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.708     ;
; 9.230 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 5.965      ;
; 9.240 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.697     ;
; 9.242 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.696     ;
; 9.252 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.685     ;
; 9.289 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 10.642     ;
; 9.290 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 5.905      ;
; 9.301 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 10.630     ;
; 9.304 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.633     ;
; 9.316 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.621     ;
; 9.366 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.571     ;
; 9.378 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.559     ;
; 9.400 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.537     ;
; 9.404 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.534     ;
; 9.412 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.525     ;
; 9.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.522     ;
; 9.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.520     ;
; 9.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.508     ;
; 9.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.488     ;
; 9.461 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.783     ; 5.756      ;
; 9.463 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.476     ;
; 9.475 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.462     ;
; 9.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.450     ;
; 9.496 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.441     ;
; 9.499 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.440     ;
; 9.504 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.435     ;
; 9.508 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.429     ;
; 9.511 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.428     ;
; 9.516 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.423     ;
; 9.516 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.783     ; 5.701      ;
; 9.525 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.429     ;
; 9.530 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.424     ;
; 9.550 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.388     ;
; 9.562 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.376     ;
; 9.564 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.374     ;
; 9.570 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.369     ;
; 9.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.362     ;
; 9.580 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.373     ;
; 9.582 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.357     ;
; 9.585 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.368     ;
; 9.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.346     ;
; 9.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.346     ;
; 9.612 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.341     ;
; 9.612 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.341     ;
; 9.615 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.338     ;
; 9.620 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.333     ;
; 9.675 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.264     ;
; 9.687 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.252     ;
; 9.723 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.783     ; 5.494      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.322      ;
; 46.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.251      ;
; 47.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.999      ;
; 47.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.814      ;
; 47.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.803      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.723      ;
; 47.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.406      ;
; 47.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.383      ;
; 47.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.380      ;
; 47.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.332      ;
; 47.910 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.229      ;
; 47.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.209      ;
; 48.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.984      ;
; 48.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.808      ;
; 95.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.410      ;
; 95.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.356      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.354      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.352      ;
; 95.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.307      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.296      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.293      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.293      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.293      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.226      ;
; 95.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.170      ;
; 95.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.168      ;
; 95.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.128      ;
; 95.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.128      ;
; 95.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.128      ;
; 95.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.128      ;
; 95.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.105      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.052      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.051      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.049      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.047      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.002      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.911      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.911      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.911      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.909      ;
; 96.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.890      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.884      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.855      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.853      ;
; 96.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.851      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.836      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.834      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.832      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.839      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.839      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.839      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.839      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.839      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.806      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.792      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.792      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.792      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.790      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.790      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.790      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.790      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.707      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.704      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.704      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.704      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.688      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.688      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.688      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.688      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.688      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.395      ; 0.961      ;
; 0.370 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.969      ;
; 0.378 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.395      ; 0.974      ;
; 0.381 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.627      ;
; 0.384 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.627      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.645      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.645      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.647      ;
; 0.390 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.989      ;
; 0.392 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.636      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[3]                                                                                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.398      ; 0.997      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.338 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.627      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.406 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.650      ;
; 0.414 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.436 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.680      ;
; 0.455 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.698      ;
; 0.458 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.702      ;
; 0.459 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.703      ;
; 0.460 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.704      ;
; 0.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.707      ;
; 0.493 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[49]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[13]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.517 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.525 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.533 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.533 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.534 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.534 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.547 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[38]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.792      ;
; 0.547 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.794      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 0.802      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.641      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.644      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.629      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.643      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.653      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.653      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.679      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.687      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.702      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.749      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.751      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.763      ;
; 0.530 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.531 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.533 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.791      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.779      ;
; 0.542 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.800      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.788      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.789      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.811      ;
; 0.566 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.808      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.818      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.834      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.837      ;
; 0.596 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.838      ;
; 0.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.840      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.854      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.855      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.860      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.862      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.865      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.864      ;
; 0.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.868      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.872      ;
; 0.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.882      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.620      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 4.608      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 4.608      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 4.608      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.602      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.602      ;
; 15.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.602      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.610      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.610      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.610      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.611      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.610      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 4.605      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 4.605      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.603      ;
; 15.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.614      ;
; 15.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.611      ;
; 15.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.611      ;
; 15.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.607      ;
; 15.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.607      ;
; 15.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.607      ;
; 15.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.607      ;
; 15.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.607      ;
; 15.351 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.598      ;
; 15.351 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.598      ;
; 15.351 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.598      ;
; 15.351 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.598      ;
; 15.351 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.598      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.371 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.594      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 4.252      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.256      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.256      ;
; 15.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 4.256      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 4.254      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.230      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.230      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.230      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.230      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|read_latency_shift_reg[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 4.244      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[0]                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.246      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.246      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.240      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 4.245      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[1]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 4.244      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 4.244      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.237      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.237      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.237      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.237      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.238      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.238      ;
; 15.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.238      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.444 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 4.204      ;
; 15.444 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 4.201      ;
; 15.444 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 4.201      ;
; 15.444 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 4.204      ;
; 15.445 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.262     ; 4.193      ;
; 15.446 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 4.171      ;
; 15.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 4.194      ;
; 15.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 4.182      ;
; 15.463 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.227      ;
; 15.463 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.220      ;
; 15.463 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.220      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 4.202      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 4.214      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 4.214      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 4.206      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 4.217      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 4.202      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 4.202      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 4.202      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 4.229      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 4.229      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 4.229      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 4.222      ;
; 15.464 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 4.217      ;
; 15.465 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 4.171      ;
; 15.465 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 4.184      ;
; 15.465 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 4.184      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.295      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 4.287      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 4.284      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 4.284      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 4.287      ;
; 15.477 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.295      ;
; 15.478 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 4.276      ;
; 15.478 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 4.276      ;
; 15.479 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 4.254      ;
; 15.479 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 4.195      ;
; 15.479 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.208     ; 4.213      ;
; 15.479 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.208     ; 4.213      ;
; 15.479 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.208     ; 4.213      ;
; 15.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.181      ;
; 15.493 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 4.265      ;
; 15.493 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.277      ;
; 15.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.310      ;
; 15.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.303      ;
; 15.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.303      ;
; 15.496 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.310      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 4.305      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 4.305      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.312      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.312      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.312      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 4.285      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 4.285      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.297      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.297      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 4.285      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 4.285      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.300      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.300      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 4.289      ;
; 15.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 4.285      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 4.261      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.267      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.254      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.267      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 4.273      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.254      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.254      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.267      ;
; 15.498 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 4.273      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.296      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.296      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.296      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.278      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 4.274      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.296      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.419      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.419      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.419      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.419      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.419      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.512 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.425      ;
; 15.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.264      ;
; 15.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.264      ;
; 15.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.231      ;
; 15.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.231      ;
; 15.541 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 4.412      ;
; 15.541 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 4.412      ;
; 15.546 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.405      ;
; 15.546 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 4.402      ;
; 15.546 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 4.402      ;
; 15.546 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.405      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.257      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.731      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.713      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.677      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.545      ;
; 1.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.581      ;
; 1.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.581      ;
; 1.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.581      ;
; 1.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.581      ;
; 1.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.619      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.646      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.646      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.646      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.646      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.646      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.076      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.745      ;
; 3.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.745      ;
; 3.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.745      ;
; 3.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.745      ;
; 3.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.745      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.761      ;
; 3.151 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.752      ;
; 3.151 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.752      ;
; 3.467 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 4.067      ;
; 3.467 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 4.067      ;
; 3.494 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.745      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000000001                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.742      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.741      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.742      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.100000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.742      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.752      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.752      ;
; 3.510 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.747      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.751      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.751      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.751      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.751      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.751      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.747      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.747      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.755      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.748      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.741      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.741      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.741      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.743      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.755      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.755      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.756      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.759      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.759      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.759      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.754      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.757      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[12]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.752      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.761      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.761      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.761      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.761      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.764      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.762      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
; 3.511 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.763      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.028      ;
; 3.332 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.513      ; 4.016      ;
; 3.332 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.513      ; 4.016      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.350 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 4.026      ;
; 3.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|read_latency_shift_reg[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key2|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key3|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[5]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[6]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[7]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[4]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.131      ; 4.019      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.131      ; 4.019      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.132      ; 4.020      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][82]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 4.017      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.030      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.138      ; 4.026      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.132      ; 4.020      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.030      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.137      ; 4.025      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.030      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[6]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.130      ; 4.018      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.131      ; 4.019      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[7]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.131      ; 4.019      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.140      ; 4.028      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 4.029      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.139      ; 4.027      ;
; 3.717 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 4.030      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 33.542 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.328  ; 0.000         ;
; main_clk_50                          ; 10.631 ; 0.000         ;
; altera_reserved_tck                  ; 48.508 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.146 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.174 ; 0.000         ;
; altera_reserved_tck                  ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 17.236 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 17.319 ; 0.000         ;
; altera_reserved_tck                  ; 98.692 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.669 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1.816 ; 0.000         ;
; main_clk_50                          ; 1.920 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.373  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; altera_reserved_tck                  ; 49.474 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.328  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.672      ;
; 13.446 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.215      ;
; 13.452 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.205      ;
; 13.454 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.225      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.195      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.195      ;
; 13.466 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.195      ;
; 13.467 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.185      ;
; 13.469 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.205      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.185      ;
; 13.473 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.195      ;
; 13.474 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.185      ;
; 13.479 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.185      ;
; 13.480 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.175      ;
; 13.482 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.165      ;
; 13.486 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.175      ;
; 13.489 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.185      ;
; 13.491 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.155      ;
; 13.493 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.155      ;
; 13.495 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.175      ;
; 13.499 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.175      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.145      ;
; 13.501 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.145      ;
; 13.502 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.165      ;
; 13.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.175      ;
; 13.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.165      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.165      ;
; 13.512 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.155      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.155      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.145      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.165      ;
; 13.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.175      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.155      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.531 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.165      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.165      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.155      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.145      ;
; 13.541 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.155      ;
; 13.546 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.165      ;
; 13.547 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.101      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.141      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.155      ;
; 13.557 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.111      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.145      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.566 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.090      ;
; 13.568 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.091      ;
; 13.570 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.573 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.090      ;
; 13.573 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.582 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.090      ;
; 13.583 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.101      ;
; 13.585 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.090      ;
; 13.585 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.090      ;
; 13.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.596 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.090      ;
; 13.597 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.313     ; 2.090      ;
; 13.607 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.090      ;
; 13.610 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                              ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.101      ;
; 13.617 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.090      ;
; 13.620 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.091      ;
; 13.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.090      ;
; 13.662 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.035      ;
; 15.214 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.632      ;
; 15.263 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.576      ;
; 15.267 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.598      ;
; 15.285 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 4.595      ;
; 15.333 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; 0.000      ; 2.667      ;
; 15.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.447      ;
; 15.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.343      ;
; 15.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.287      ;
; 15.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 4.349      ;
; 15.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[46] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 4.271      ;
; 15.567 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.281      ;
; 15.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.243      ;
; 15.603 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.603 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[51] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.243      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.631 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.631     ; 5.738      ;
; 12.494 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.631     ; 3.875      ;
; 12.553 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.647     ; 3.800      ;
; 12.644 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.647     ; 3.709      ;
; 12.725 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.647     ; 3.628      ;
; 12.803 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.631     ; 3.566      ;
; 12.828 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.631     ; 3.541      ;
; 12.943 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.631     ; 3.426      ;
; 13.516 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.438      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.430      ;
; 13.650 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.303      ;
; 13.651 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.302      ;
; 13.658 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.295      ;
; 13.659 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.294      ;
; 13.665 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.299      ;
; 13.687 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.265      ;
; 13.690 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.274      ;
; 13.705 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.247      ;
; 13.712 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.240      ;
; 13.730 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.222      ;
; 13.737 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.216      ;
; 13.745 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.208      ;
; 13.787 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.167      ;
; 13.794 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.159      ;
; 13.795 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.159      ;
; 13.802 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.151      ;
; 13.820 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.132      ;
; 13.841 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.111      ;
; 13.878 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.074      ;
; 13.885 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.069      ;
; 13.898 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.054      ;
; 13.903 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.049      ;
; 13.910 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.044      ;
; 13.923 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.029      ;
; 13.962 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.261     ; 5.784      ;
; 13.971 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.981      ;
; 13.987 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.261     ; 5.759      ;
; 13.996 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.956      ;
; 14.020 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.933      ;
; 14.034 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.920      ;
; 14.045 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.908      ;
; 14.059 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.895      ;
; 14.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.862      ;
; 14.094 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.859      ;
; 14.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.854      ;
; 14.100 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.852      ;
; 14.115 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.838      ;
; 14.117 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.261     ; 5.629      ;
; 14.119 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.834      ;
; 14.125 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.827      ;
; 14.138 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.815      ;
; 14.140 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.813      ;
; 14.142 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.261     ; 5.604      ;
; 14.149 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.805      ;
; 14.150 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.802      ;
; 14.163 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.790      ;
; 14.167 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.785      ;
; 14.174 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.780      ;
; 14.175 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.777      ;
; 14.177 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.775      ;
; 14.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.760      ;
; 14.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.750      ;
; 14.205 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.747      ;
; 14.206 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.746      ;
; 14.221 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.731      ;
; 14.225 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.726      ;
; 14.230 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.722      ;
; 14.231 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.721      ;
; 14.237 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.716      ;
; 14.245 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.708      ;
; 14.246 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.706      ;
; 14.250 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.701      ;
; 14.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.700      ;
; 14.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.691      ;
; 14.263 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.689      ;
; 14.270 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.682      ;
; 14.270 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.683      ;
; 14.278 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.675      ;
; 14.288 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.664      ;
; 14.293 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.661      ;
; 14.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.657      ;
; 14.312 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.641      ;
; 14.318 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.636      ;
; 14.322 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.646      ;
; 14.327 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.641      ;
; 14.337 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 5.616      ;
; 14.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.598      ;
; 14.363 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.589      ;
; 14.365 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.587      ;
; 14.379 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.573      ;
; 14.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.564      ;
; 14.390 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.562      ;
; 14.406 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.572      ;
; 14.410 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.568      ;
; 14.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.538      ;
; 14.432 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.534      ;
; 14.446 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.520      ;
; 14.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.516      ;
; 14.456 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.511      ;
; 14.457 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.510      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.773      ;
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.740      ;
; 48.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.612      ;
; 48.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.549      ;
; 48.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.524      ;
; 48.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.489      ;
; 48.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.324      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.314      ;
; 48.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.298      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.290      ;
; 49.041 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.218      ;
; 49.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.192      ;
; 49.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.071      ;
; 49.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.972      ;
; 97.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.455      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.433      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.431      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.428      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.379      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.357      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.335      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.337      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.337      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.337      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.333      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.330      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.316      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.281      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.272      ;
; 97.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.250      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.248      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.245      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.216      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.196      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.195      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.126      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.118      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.129      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.129      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.129      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.121      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.121      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.121      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.121      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.121      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.106      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.106      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.106      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.097      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.095      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.086      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.064      ;
; 97.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.062      ;
; 97.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.059      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.059      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.044      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.044      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.044      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.043      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.043      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.043      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.014      ;
; 97.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.014      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.011      ;
; 97.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.007      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 0.482      ;
; 0.147 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 0.486      ;
; 0.152 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 0.488      ;
; 0.157 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 0.496      ;
; 0.158 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 0.497      ;
; 0.163 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 0.502      ;
; 0.167 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 0.503      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.175 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 0.514      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.317      ;
; 0.185 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.319      ;
; 0.186 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.319      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[3]                                                                                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.174 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.209 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.215 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.340      ;
; 0.225 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.350      ;
; 0.225 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.350      ;
; 0.230 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.355      ;
; 0.233 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.359      ;
; 0.237 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.363      ;
; 0.246 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[49]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[13]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[1]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[43]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][103]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.256 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[38]                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.259 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.352      ;
; 0.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.353      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.394      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.271 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.402      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.410      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.405      ;
; 0.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.431      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.438      ;
; 0.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.442      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.446      ;
; 0.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.449      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.236 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 2.740      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 2.746      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.735      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 2.733      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 2.733      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 2.733      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.735      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.735      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.735      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.729      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.729      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.725      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.727      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.725      ;
; 17.238 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.725      ;
; 17.242 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 2.735      ;
; 17.242 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 2.735      ;
; 17.242 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 2.735      ;
; 17.242 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 2.735      ;
; 17.242 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 2.735      ;
; 17.243 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.738      ;
; 17.243 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.738      ;
; 17.244 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.739      ;
; 17.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.722      ;
; 17.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.722      ;
; 17.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.722      ;
; 17.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.722      ;
; 17.245 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.722      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 2.727      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.526      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 2.540      ;
; 17.441 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.526      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 2.541      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.530      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.530      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.521      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.521      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.521      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.521      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 2.522      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 2.522      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 2.522      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|read_latency_shift_reg[0]                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 2.524      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 2.524      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 2.524      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.525      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.525      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.525      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 2.525      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.515      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.515      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.515      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.515      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.515      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 2.526      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 2.526      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 2.526      ;
; 17.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 2.526      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.557      ;
; 17.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.557      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 2.537      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 2.548      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 2.545      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 2.545      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 2.537      ;
; 17.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 2.548      ;
; 17.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 2.490      ;
; 17.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 2.487      ;
; 17.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 2.479      ;
; 17.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 2.487      ;
; 17.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 2.490      ;
; 17.323 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.514      ;
; 17.325 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 2.456      ;
; 17.329 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.533      ;
; 17.329 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.545      ;
; 17.331 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 2.487      ;
; 17.331 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 2.475      ;
; 17.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 2.562      ;
; 17.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 2.562      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.565      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.540      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.540      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.553      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.553      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.540      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.540      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.559      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.546      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.559      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 2.540      ;
; 17.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.565      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.567      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.567      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.567      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.511      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 2.556      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 2.556      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 2.530      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.511      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.511      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 2.530      ;
; 17.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 2.504      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.517      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.482      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.495      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.495      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 2.488      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.482      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.482      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.482      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.507      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 2.501      ;
; 17.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 2.501      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.523      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.523      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.523      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 2.453      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.498      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 2.509      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 2.509      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 2.509      ;
; 17.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.498      ;
; 17.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 2.465      ;
; 17.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 2.465      ;
; 17.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.543      ;
; 17.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.559      ;
; 17.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.559      ;
; 17.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.559      ;
; 17.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.538      ;
; 17.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.559      ;
; 17.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.527      ;
; 17.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.527      ;
; 17.345 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.485      ;
; 17.346 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 2.495      ;
; 17.346 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.501      ;
; 17.346 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.501      ;
; 17.346 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.501      ;
; 17.346 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 2.495      ;
; 17.347 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 2.469      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.602      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.602      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.602      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.602      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.602      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.606      ;
; 17.369 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 2.603      ;
; 17.369 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 2.603      ;
; 17.375 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.596      ;
; 17.375 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 2.595      ;
; 17.375 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 2.595      ;
; 17.375 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.596      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.276      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.974      ;
; 98.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.966      ;
; 99.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.924      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.791      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.831      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.831      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.831      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.831      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.846      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.846      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.088      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.816 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.152      ;
; 1.816 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.152      ;
; 1.816 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.152      ;
; 1.816 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.152      ;
; 1.816 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.152      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.830 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.165      ;
; 1.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][103]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 2.157      ;
; 1.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 2.157      ;
; 2.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.153      ;
; 2.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 2.327      ;
; 2.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 2.327      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.163      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.163      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.163      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.158      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.150      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.163      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.163      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.150      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.150      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.158      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.158      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.158      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.158      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.159      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.157      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.160      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.161      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.161      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.161      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.159      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.162      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[12]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.166      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.165      ;
; 2.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.164      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.920 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.297      ; 2.301      ;
; 1.926 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.277      ; 2.287      ;
; 1.926 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.277      ; 2.287      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.933 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.283      ; 2.300      ;
; 1.936 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.281      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.298      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 2.303      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 2.301      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 2.303      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.300      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.299      ;
; 2.122 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 2.303      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.299      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.299      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 2.299      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 2.287      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 2.287      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 2.287      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key3_s1_translator|read_latency_shift_reg[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key3_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 2.285      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 2.285      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 2.285      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 2.285      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key2|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_key2:key3|readdata[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[5]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[6]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[7]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[4]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[1]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 2.289      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch:switch|readdata[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.290      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 2.288      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.301      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.290      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.301      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.301      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.301      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 2.301      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 2.300      ;
; 2.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 2.291      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 36.600 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.141  ; 0.146 ; 14.861   ; 0.669   ; 9.373               ;
;  altera_reserved_tck                  ; 46.463 ; 0.181 ; 97.492   ; 0.669   ; 49.474              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.174 ; 14.958   ; 1.816   ; 9.683               ;
;  main_clk_50                          ; 4.641  ; 0.146 ; 14.861   ; 1.920   ; 9.373               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1090       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 27133      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 93         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 43021      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1090       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 27133      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 93         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 43021      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 455      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 671      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 455      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 671      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; Target                               ; Clock                                ; Type      ; Status      ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; CLOCK_50                             ; main_clk_50                          ; Base      ; Constrained ;
; altera_reserved_tck                  ; altera_reserved_tck                  ; Base      ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+--------------------------------------+--------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 12 14:48:14 2019
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 255
Warning (332174): Ignored filter at lab7.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 255
Warning (332049): Ignored set_false_path at lab7.sdc(255): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 255
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/ECE385/lab7/lab7.sdc Line: 255
Warning (332049): Ignored set_false_path at lab7.sdc(255): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 255
Warning (332174): Ignored filter at lab7.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 256
Warning (332174): Ignored filter at lab7.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 256
Warning (332049): Ignored set_false_path at lab7.sdc(256): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 256
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: D:/ECE385/lab7/lab7.sdc Line: 256
Warning (332049): Ignored set_false_path at lab7.sdc(256): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 256
Warning (332174): Ignored filter at lab7.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 257
Warning (332174): Ignored filter at lab7.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 257
Warning (332049): Ignored set_false_path at lab7.sdc(257): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 257
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: D:/ECE385/lab7/lab7.sdc Line: 257
Warning (332049): Ignored set_false_path at lab7.sdc(257): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 257
Warning (332174): Ignored filter at lab7.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 258
Warning (332174): Ignored filter at lab7.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 258
Warning (332049): Ignored set_false_path at lab7.sdc(258): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 258
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: D:/ECE385/lab7/lab7.sdc Line: 258
Warning (332049): Ignored set_false_path at lab7.sdc(258): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 258
Warning (332174): Ignored filter at lab7.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 259
Warning (332049): Ignored set_false_path at lab7.sdc(259): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 259
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/ECE385/lab7/lab7.sdc Line: 259
Warning (332049): Ignored set_false_path at lab7.sdc(259): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 259
Warning (332174): Ignored filter at lab7.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 260
Warning (332049): Ignored set_false_path at lab7.sdc(260): Argument <from> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 260
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: D:/ECE385/lab7/lab7.sdc Line: 260
Warning (332049): Ignored set_false_path at lab7.sdc(260): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 260
Warning (332174): Ignored filter at lab7.sdc(261): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 261
Warning (332049): Ignored set_false_path at lab7.sdc(261): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 261
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: D:/ECE385/lab7/lab7.sdc Line: 261
Warning (332174): Ignored filter at lab7.sdc(262): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: D:/ECE385/lab7/lab7.sdc Line: 262
Warning (332049): Ignored set_false_path at lab7.sdc(262): Argument <to> is an empty collection File: D:/ECE385/lab7/lab7.sdc Line: 262
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: D:/ECE385/lab7/lab7.sdc Line: 262
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'
Warning (332070): Port "SW[0]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[0]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[1]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[1]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[2]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[2]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[3]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[3]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[4]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[4]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[5]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[5]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[6]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[6]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332070): Port "SW[7]" relative to the rising edge of clock "main_clk_50" does not specify a max-fall input delay
Warning (332070): Port "SW[7]" relative to the rising edge of clock "main_clk_50" does not specify a max-rise input delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.141               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     4.641               0.000 main_clk_50 
    Info (332119):    46.463               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 main_clk_50 
    Info (332119):     0.388               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.861               0.000 main_clk_50 
    Info (332119):    14.958               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    97.492               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.438               0.000 altera_reserved_tck 
    Info (332119):     3.496               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     3.714               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 main_clk_50 
    Info (332119):     9.695               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.623               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 32.927 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.692               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     5.742               0.000 main_clk_50 
    Info (332119):    46.857               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 main_clk_50 
    Info (332119):     0.338               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.344               0.000 main_clk_50 
    Info (332119):    15.444               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    97.695               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.308               0.000 altera_reserved_tck 
    Info (332119):     3.099               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     3.321               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.647               0.000 main_clk_50 
    Info (332119):     9.683               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.564               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 33.542 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.328               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    10.631               0.000 main_clk_50 
    Info (332119):    48.508               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 main_clk_50 
    Info (332119):     0.174               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.236               0.000 main_clk_50 
    Info (332119):    17.319               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    98.692               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.669               0.000 altera_reserved_tck 
    Info (332119):     1.816               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     1.920               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.373               0.000 main_clk_50 
    Info (332119):     9.779               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 36.600 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Tue Mar 12 14:48:22 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


