
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008504  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080086c0  080086c0  000186c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008730  08008730  00021948  2**0
                  CONTENTS
  4 .ARM          00000008  08008730  08008730  00018730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008738  08008738  00021948  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008738  08008738  00018738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800873c  0800873c  0001873c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001948  20000000  08008740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004e5c4  20001948  0800a088  00021948  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004ff0c  0800a088  0002ff0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021948  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b9ad  00000000  00000000  00021978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5c  00000000  00000000  0003d325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00040288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001518  00000000  00000000  000418b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bdef  00000000  00000000  00042dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000192bf  00000000  00000000  0006ebbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111411  00000000  00000000  00087e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019928f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f34  00000000  00000000  001992e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20001948 	.word	0x20001948
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080086a8 	.word	0x080086a8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2000194c 	.word	0x2000194c
 80001f8:	080086a8 	.word	0x080086a8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000506:	2300      	movs	r3, #0
 8000508:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050a:	2003      	movs	r0, #3
 800050c:	f000 f960 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000510:	2000      	movs	r0, #0
 8000512:	f000 f80d 	bl	8000530 <HAL_InitTick>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d002      	beq.n	8000522 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	71fb      	strb	r3, [r7, #7]
 8000520:	e001      	b.n	8000526 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000522:	f007 fd01 	bl	8007f28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000526:	79fb      	ldrb	r3, [r7, #7]
}
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000538:	2300      	movs	r3, #0
 800053a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800053c:	4b17      	ldr	r3, [pc, #92]	; (800059c <HAL_InitTick+0x6c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d023      	beq.n	800058c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000544:	4b16      	ldr	r3, [pc, #88]	; (80005a0 <HAL_InitTick+0x70>)
 8000546:	681a      	ldr	r2, [r3, #0]
 8000548:	4b14      	ldr	r3, [pc, #80]	; (800059c <HAL_InitTick+0x6c>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	4619      	mov	r1, r3
 800054e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000552:	fbb3 f3f1 	udiv	r3, r3, r1
 8000556:	fbb2 f3f3 	udiv	r3, r2, r3
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f96d 	bl	800083a <HAL_SYSTICK_Config>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d10f      	bne.n	8000586 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b0f      	cmp	r3, #15
 800056a:	d809      	bhi.n	8000580 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056c:	2200      	movs	r2, #0
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	f04f 30ff 	mov.w	r0, #4294967295
 8000574:	f000 f937 	bl	80007e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <HAL_InitTick+0x74>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	6013      	str	r3, [r2, #0]
 800057e:	e007      	b.n	8000590 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000580:	2301      	movs	r3, #1
 8000582:	73fb      	strb	r3, [r7, #15]
 8000584:	e004      	b.n	8000590 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000586:	2301      	movs	r3, #1
 8000588:	73fb      	strb	r3, [r7, #15]
 800058a:	e001      	b.n	8000590 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800058c:	2301      	movs	r3, #1
 800058e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000590:	7bfb      	ldrb	r3, [r7, #15]
}
 8000592:	4618      	mov	r0, r3
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000004 	.word	0x20000004
 80005a0:	20001944 	.word	0x20001944
 80005a4:	20000000 	.word	0x20000000

080005a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <HAL_IncTick+0x20>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <HAL_IncTick+0x24>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4413      	add	r3, r2
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <HAL_IncTick+0x24>)
 80005ba:	6013      	str	r3, [r2, #0]
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000004 	.word	0x20000004
 80005cc:	20001964 	.word	0x20001964

080005d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  return uwTick;
 80005d4:	4b03      	ldr	r3, [pc, #12]	; (80005e4 <HAL_GetTick+0x14>)
 80005d6:	681b      	ldr	r3, [r3, #0]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20001964 	.word	0x20001964

080005e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005f0:	f7ff ffee 	bl	80005d0 <HAL_GetTick>
 80005f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000600:	d005      	beq.n	800060e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <HAL_Delay+0x44>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4413      	add	r3, r2
 800060c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800060e:	bf00      	nop
 8000610:	f7ff ffde 	bl	80005d0 <HAL_GetTick>
 8000614:	4602      	mov	r2, r0
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	429a      	cmp	r2, r3
 800061e:	d8f7      	bhi.n	8000610 <HAL_Delay+0x28>
  {
  }
}
 8000620:	bf00      	nop
 8000622:	bf00      	nop
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000004 	.word	0x20000004

08000630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f003 0307 	and.w	r3, r3, #7
 800063e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <__NVIC_SetPriorityGrouping+0x44>)
 8000642:	68db      	ldr	r3, [r3, #12]
 8000644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000646:	68ba      	ldr	r2, [r7, #8]
 8000648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800064c:	4013      	ands	r3, r2
 800064e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800065c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000662:	4a04      	ldr	r2, [pc, #16]	; (8000674 <__NVIC_SetPriorityGrouping+0x44>)
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	60d3      	str	r3, [r2, #12]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800067c:	4b04      	ldr	r3, [pc, #16]	; (8000690 <__NVIC_GetPriorityGrouping+0x18>)
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	0a1b      	lsrs	r3, r3, #8
 8000682:	f003 0307 	and.w	r3, r3, #7
}
 8000686:	4618      	mov	r0, r3
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	db0b      	blt.n	80006be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f003 021f 	and.w	r2, r3, #31
 80006ac:	4907      	ldr	r1, [pc, #28]	; (80006cc <__NVIC_EnableIRQ+0x38>)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	095b      	lsrs	r3, r3, #5
 80006b4:	2001      	movs	r0, #1
 80006b6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	6039      	str	r1, [r7, #0]
 80006da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db0a      	blt.n	80006fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	490c      	ldr	r1, [pc, #48]	; (800071c <__NVIC_SetPriority+0x4c>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	440b      	add	r3, r1
 80006f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f8:	e00a      	b.n	8000710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4908      	ldr	r1, [pc, #32]	; (8000720 <__NVIC_SetPriority+0x50>)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	3b04      	subs	r3, #4
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	440b      	add	r3, r1
 800070e:	761a      	strb	r2, [r3, #24]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000724:	b480      	push	{r7}
 8000726:	b089      	sub	sp, #36	; 0x24
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	f1c3 0307 	rsb	r3, r3, #7
 800073e:	2b04      	cmp	r3, #4
 8000740:	bf28      	it	cs
 8000742:	2304      	movcs	r3, #4
 8000744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3304      	adds	r3, #4
 800074a:	2b06      	cmp	r3, #6
 800074c:	d902      	bls.n	8000754 <NVIC_EncodePriority+0x30>
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	3b03      	subs	r3, #3
 8000752:	e000      	b.n	8000756 <NVIC_EncodePriority+0x32>
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	f04f 32ff 	mov.w	r2, #4294967295
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
 8000762:	43da      	mvns	r2, r3
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	401a      	ands	r2, r3
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076c:	f04f 31ff 	mov.w	r1, #4294967295
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	43d9      	mvns	r1, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	; 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800079c:	d301      	bcc.n	80007a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2301      	movs	r3, #1
 80007a0:	e00f      	b.n	80007c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007a2:	4a0a      	ldr	r2, [pc, #40]	; (80007cc <SysTick_Config+0x40>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007aa:	210f      	movs	r1, #15
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295
 80007b0:	f7ff ff8e 	bl	80006d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <SysTick_Config+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SysTick_Config+0x40>)
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff29 	bl	8000630 <__NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff3e 	bl	8000678 <__NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ff8e 	bl	8000724 <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5d 	bl	80006d0 <__NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff31 	bl	8000694 <__NVIC_EnableIRQ>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ffa2 	bl	800078c <SysTick_Config>
 8000848:	4603      	mov	r3, r0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d101      	bne.n	8000864 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	e014      	b.n	800088e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2b00      	cmp	r3, #0
 800086c:	d105      	bne.n	800087a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f007 fb7b 	bl	8007f70 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2202      	movs	r2, #2
 800087e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2201      	movs	r2, #1
 800088a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
 80008a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80008a6:	2300      	movs	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	795b      	ldrb	r3, [r3, #5]
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d101      	bne.n	80008b6 <HAL_DAC_Start_DMA+0x1e>
 80008b2:	2302      	movs	r3, #2
 80008b4:	e0ab      	b.n	8000a0e <HAL_DAC_Start_DMA+0x176>
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	2201      	movs	r2, #1
 80008ba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2202      	movs	r2, #2
 80008c0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d12f      	bne.n	8000928 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	4a52      	ldr	r2, [pc, #328]	; (8000a18 <HAL_DAC_Start_DMA+0x180>)
 80008ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a51      	ldr	r2, [pc, #324]	; (8000a1c <HAL_DAC_Start_DMA+0x184>)
 80008d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	689b      	ldr	r3, [r3, #8]
 80008dc:	4a50      	ldr	r2, [pc, #320]	; (8000a20 <HAL_DAC_Start_DMA+0x188>)
 80008de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008ee:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80008f0:	6a3b      	ldr	r3, [r7, #32]
 80008f2:	2b08      	cmp	r3, #8
 80008f4:	d013      	beq.n	800091e <HAL_DAC_Start_DMA+0x86>
 80008f6:	6a3b      	ldr	r3, [r7, #32]
 80008f8:	2b08      	cmp	r3, #8
 80008fa:	d845      	bhi.n	8000988 <HAL_DAC_Start_DMA+0xf0>
 80008fc:	6a3b      	ldr	r3, [r7, #32]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d003      	beq.n	800090a <HAL_DAC_Start_DMA+0x72>
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	2b04      	cmp	r3, #4
 8000906:	d005      	beq.n	8000914 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8000908:	e03e      	b.n	8000988 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	3308      	adds	r3, #8
 8000910:	613b      	str	r3, [r7, #16]
        break;
 8000912:	e03c      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	330c      	adds	r3, #12
 800091a:	613b      	str	r3, [r7, #16]
        break;
 800091c:	e037      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	3310      	adds	r3, #16
 8000924:	613b      	str	r3, [r7, #16]
        break;
 8000926:	e032      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	4a3d      	ldr	r2, [pc, #244]	; (8000a24 <HAL_DAC_Start_DMA+0x18c>)
 800092e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	4a3c      	ldr	r2, [pc, #240]	; (8000a28 <HAL_DAC_Start_DMA+0x190>)
 8000936:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	4a3b      	ldr	r2, [pc, #236]	; (8000a2c <HAL_DAC_Start_DMA+0x194>)
 800093e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800094e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8000950:	6a3b      	ldr	r3, [r7, #32]
 8000952:	2b08      	cmp	r3, #8
 8000954:	d013      	beq.n	800097e <HAL_DAC_Start_DMA+0xe6>
 8000956:	6a3b      	ldr	r3, [r7, #32]
 8000958:	2b08      	cmp	r3, #8
 800095a:	d817      	bhi.n	800098c <HAL_DAC_Start_DMA+0xf4>
 800095c:	6a3b      	ldr	r3, [r7, #32]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d003      	beq.n	800096a <HAL_DAC_Start_DMA+0xd2>
 8000962:	6a3b      	ldr	r3, [r7, #32]
 8000964:	2b04      	cmp	r3, #4
 8000966:	d005      	beq.n	8000974 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8000968:	e010      	b.n	800098c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3314      	adds	r3, #20
 8000970:	613b      	str	r3, [r7, #16]
        break;
 8000972:	e00c      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	3318      	adds	r3, #24
 800097a:	613b      	str	r3, [r7, #16]
        break;
 800097c:	e007      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	331c      	adds	r3, #28
 8000984:	613b      	str	r3, [r7, #16]
        break;
 8000986:	e002      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        break;
 8000988:	bf00      	nop
 800098a:	e000      	b.n	800098e <HAL_DAC_Start_DMA+0xf6>
        break;
 800098c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d111      	bne.n	80009b8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80009a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	6898      	ldr	r0, [r3, #8]
 80009a8:	6879      	ldr	r1, [r7, #4]
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	f000 febf 	bl	8001730 <HAL_DMA_Start_IT>
 80009b2:	4603      	mov	r3, r0
 80009b4:	75fb      	strb	r3, [r7, #23]
 80009b6:	e010      	b.n	80009da <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80009c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	68d8      	ldr	r0, [r3, #12]
 80009cc:	6879      	ldr	r1, [r7, #4]
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	f000 fead 	bl	8001730 <HAL_DMA_Start_IT>
 80009d6:	4603      	mov	r3, r0
 80009d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	2200      	movs	r2, #0
 80009de:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80009e0:	7dfb      	ldrb	r3, [r7, #23]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d10c      	bne.n	8000a00 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	6819      	ldr	r1, [r3, #0]
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	f003 0310 	and.w	r3, r3, #16
 80009f2:	2201      	movs	r2, #1
 80009f4:	409a      	lsls	r2, r3
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	430a      	orrs	r2, r1
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	e005      	b.n	8000a0c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	691b      	ldr	r3, [r3, #16]
 8000a04:	f043 0204 	orr.w	r2, r3, #4
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8000a0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	08000d65 	.word	0x08000d65
 8000a1c:	08000d87 	.word	0x08000d87
 8000a20:	08000da3 	.word	0x08000da3
 8000a24:	08000e0d 	.word	0x08000e0d
 8000a28:	08000e2f 	.word	0x08000e2f
 8000a2c:	08000e4b 	.word	0x08000e4b

08000a30 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	6819      	ldr	r1, [r3, #0]
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	f003 0310 	and.w	r3, r3, #16
 8000a46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43da      	mvns	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	400a      	ands	r2, r1
 8000a56:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	6819      	ldr	r1, [r3, #0]
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	f003 0310 	and.w	r3, r3, #16
 8000a64:	2201      	movs	r2, #1
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43da      	mvns	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	400a      	ands	r2, r1
 8000a72:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d10d      	bne.n	8000a96 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f000 fed1 	bl	8001826 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	e00c      	b.n	8000ab0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 fec3 	bl	8001826 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8000aae:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
	...

08000ae4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b088      	sub	sp, #32
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	795b      	ldrb	r3, [r3, #5]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d101      	bne.n	8000b00 <HAL_DAC_ConfigChannel+0x1c>
 8000afc:	2302      	movs	r3, #2
 8000afe:	e12a      	b.n	8000d56 <HAL_DAC_ConfigChannel+0x272>
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2201      	movs	r2, #1
 8000b04:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2202      	movs	r2, #2
 8000b0a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d174      	bne.n	8000bfe <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000b14:	f7ff fd5c 	bl	80005d0 <HAL_GetTick>
 8000b18:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d134      	bne.n	8000b8a <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000b20:	e011      	b.n	8000b46 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000b22:	f7ff fd55 	bl	80005d0 <HAL_GetTick>
 8000b26:	4602      	mov	r2, r0
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d90a      	bls.n	8000b46 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	691b      	ldr	r3, [r3, #16]
 8000b34:	f043 0208 	orr.w	r2, r3, #8
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2203      	movs	r2, #3
 8000b40:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e107      	b.n	8000d56 <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1e6      	bne.n	8000b22 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8000b54:	2001      	movs	r0, #1
 8000b56:	f7ff fd47 	bl	80005e8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	68ba      	ldr	r2, [r7, #8]
 8000b60:	69d2      	ldr	r2, [r2, #28]
 8000b62:	641a      	str	r2, [r3, #64]	; 0x40
 8000b64:	e01e      	b.n	8000ba4 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000b66:	f7ff fd33 	bl	80005d0 <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d90a      	bls.n	8000b8a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	691b      	ldr	r3, [r3, #16]
 8000b78:	f043 0208 	orr.w	r2, r3, #8
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	2203      	movs	r2, #3
 8000b84:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8000b86:	2303      	movs	r3, #3
 8000b88:	e0e5      	b.n	8000d56 <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	dbe8      	blt.n	8000b66 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8000b94:	2001      	movs	r0, #1
 8000b96:	f7ff fd27 	bl	80005e8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	69d2      	ldr	r2, [r2, #28]
 8000ba2:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	f003 0310 	and.w	r3, r3, #16
 8000bb0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	ea02 0103 	and.w	r1, r2, r3
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	6a1a      	ldr	r2, [r3, #32]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f003 0310 	and.w	r3, r3, #16
 8000bc8:	409a      	lsls	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f003 0310 	and.w	r3, r3, #16
 8000bde:	21ff      	movs	r1, #255	; 0xff
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	ea02 0103 	and.w	r1, r2, r3
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f003 0310 	and.w	r3, r3, #16
 8000bf4:	409a      	lsls	r2, r3
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d11d      	bne.n	8000c42 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c0c:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f003 0310 	and.w	r3, r3, #16
 8000c14:	221f      	movs	r2, #31
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	69fa      	ldr	r2, [r7, #28]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f003 0310 	and.w	r3, r3, #16
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	69fa      	ldr	r2, [r7, #28]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	69fa      	ldr	r2, [r7, #28]
 8000c40:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c48:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f003 0310 	and.w	r3, r3, #16
 8000c50:	2207      	movs	r2, #7
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43db      	mvns	r3, r3
 8000c58:	69fa      	ldr	r2, [r7, #28]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	431a      	orrs	r2, r3
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0310 	and.w	r3, r3, #16
 8000c76:	697a      	ldr	r2, [r7, #20]
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	69fa      	ldr	r2, [r7, #28]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	69fa      	ldr	r2, [r7, #28]
 8000c88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	6819      	ldr	r1, [r3, #0]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f003 0310 	and.w	r3, r3, #16
 8000c96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	43da      	mvns	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	400a      	ands	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f003 0310 	and.w	r3, r3, #16
 8000cb6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	69fa      	ldr	r2, [r7, #28]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f003 0310 	and.w	r3, r3, #16
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	69fa      	ldr	r2, [r7, #28]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ce6:	d104      	bne.n	8000cf2 <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cee:	61fb      	str	r3, [r7, #28]
 8000cf0:	e018      	b.n	8000d24 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d104      	bne.n	8000d04 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d00:	61fb      	str	r3, [r7, #28]
 8000d02:	e00f      	b.n	8000d24 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8000d04:	f003 f988 	bl	8004018 <HAL_RCC_GetHCLKFreq>
 8000d08:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <HAL_DAC_ConfigChannel+0x27c>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d904      	bls.n	8000d1c <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	e003      	b.n	8000d24 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d22:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	69fa      	ldr	r2, [r7, #28]
 8000d2a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	6819      	ldr	r1, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f003 0310 	and.w	r3, r3, #16
 8000d38:	22c0      	movs	r2, #192	; 0xc0
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	43da      	mvns	r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	400a      	ands	r2, r1
 8000d46:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	2200      	movs	r2, #0
 8000d52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3720      	adds	r7, #32
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	04c4b400 	.word	0x04c4b400

08000d64 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d70:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f006 fbb2 	bl	80074dc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	711a      	strb	r2, [r3, #4]
}
 8000d7e:	bf00      	nop
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b084      	sub	sp, #16
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d92:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8000d94:	68f8      	ldr	r0, [r7, #12]
 8000d96:	f7ff fe90 	bl	8000aba <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8000d9a:	bf00      	nop
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b084      	sub	sp, #16
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dae:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	691b      	ldr	r3, [r3, #16]
 8000db4:	f043 0204 	orr.w	r2, r3, #4
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8000dbc:	68f8      	ldr	r0, [r7, #12]
 8000dbe:	f7ff fe86 	bl	8000ace <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	711a      	strb	r2, [r3, #4]
}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e18:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8000e1a:	68f8      	ldr	r0, [r7, #12]
 8000e1c:	f7ff ffd8 	bl	8000dd0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2201      	movs	r2, #1
 8000e24:	711a      	strb	r2, [r3, #4]
}
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b084      	sub	sp, #16
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8000e3c:	68f8      	ldr	r0, [r7, #12]
 8000e3e:	f7ff ffd1 	bl	8000de4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b084      	sub	sp, #16
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e56:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	f043 0204 	orr.w	r2, r3, #4
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f7ff ffc7 	bl	8000df8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	711a      	strb	r2, [r3, #4]
}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d101      	bne.n	8000e8a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e0ac      	b.n	8000fe4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 fab6 	bl	8001400 <DFSDM_GetChannelFromInstance>
 8000e94:	4603      	mov	r3, r0
 8000e96:	4a55      	ldr	r2, [pc, #340]	; (8000fec <HAL_DFSDM_ChannelInit+0x174>)
 8000e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e09f      	b.n	8000fe4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f007 f97d 	bl	80081a4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8000eaa:	4b51      	ldr	r3, [pc, #324]	; (8000ff0 <HAL_DFSDM_ChannelInit+0x178>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	4a4f      	ldr	r2, [pc, #316]	; (8000ff0 <HAL_DFSDM_ChannelInit+0x178>)
 8000eb2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8000eb4:	4b4e      	ldr	r3, [pc, #312]	; (8000ff0 <HAL_DFSDM_ChannelInit+0x178>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d125      	bne.n	8000f08 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8000ebc:	4b4d      	ldr	r3, [pc, #308]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a4c      	ldr	r2, [pc, #304]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000ec2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000ec6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8000ec8:	4b4a      	ldr	r3, [pc, #296]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	4948      	ldr	r1, [pc, #288]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8000ed6:	4b47      	ldr	r3, [pc, #284]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a46      	ldr	r2, [pc, #280]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000edc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000ee0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	791b      	ldrb	r3, [r3, #4]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d108      	bne.n	8000efc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8000eea:	4b42      	ldr	r3, [pc, #264]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	041b      	lsls	r3, r3, #16
 8000ef6:	493f      	ldr	r1, [pc, #252]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8000efc:	4b3d      	ldr	r3, [pc, #244]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a3c      	ldr	r2, [pc, #240]	; (8000ff4 <HAL_DFSDM_ChannelInit+0x17c>)
 8000f02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f06:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8000f16:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	6819      	ldr	r1, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000f26:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8000f2c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f022 020f 	bic.w	r2, r2, #15
 8000f44:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	6819      	ldr	r1, [r3, #0]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8000f54:	431a      	orrs	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	689a      	ldr	r2, [r3, #8]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8000f6c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6899      	ldr	r1, [r3, #8]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000f80:	431a      	orrs	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	430a      	orrs	r2, r1
 8000f88:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f002 0207 	and.w	r2, r2, #7
 8000f98:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	6859      	ldr	r1, [r3, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000fc4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 fa14 	bl	8001400 <DFSDM_GetChannelFromInstance>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	4904      	ldr	r1, [pc, #16]	; (8000fec <HAL_DFSDM_ChannelInit+0x174>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	2000196c 	.word	0x2000196c
 8000ff0:	20001968 	.word	0x20001968
 8000ff4:	40016000 	.word	0x40016000

08000ff8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e0ca      	b.n	80011a0 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a66      	ldr	r2, [pc, #408]	; (80011a8 <HAL_DFSDM_FilterInit+0x1b0>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d109      	bne.n	8001028 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001018:	2b01      	cmp	r3, #1
 800101a:	d003      	beq.n	8001024 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001020:	2b01      	cmp	r3, #1
 8001022:	d101      	bne.n	8001028 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e0bb      	b.n	80011a0 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2201      	movs	r2, #1
 8001032:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2201      	movs	r2, #1
 8001038:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f007 f803 	bl	800804c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001054:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	7a1b      	ldrb	r3, [r3, #8]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d108      	bne.n	8001070 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e007      	b.n	8001080 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800107e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	7a5b      	ldrb	r3, [r3, #9]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d108      	bne.n	800109a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e007      	b.n	80010aa <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	6812      	ldr	r2, [r2, #0]
 80010b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80010b8:	f023 0308 	bic.w	r3, r3, #8
 80010bc:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d108      	bne.n	80010d8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	6819      	ldr	r1, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	695a      	ldr	r2, [r3, #20]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d108      	bne.n	80010f2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f042 0210 	orr.w	r2, r2, #16
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	e007      	b.n	8001102 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0210 	bic.w	r2, r2, #16
 8001100:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7c5b      	ldrb	r3, [r3, #17]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d108      	bne.n	800111c <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f042 0220 	orr.w	r2, r2, #32
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	e007      	b.n	800112c <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f022 0220 	bic.w	r2, r2, #32
 800112a:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6812      	ldr	r2, [r2, #0]
 8001136:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 800113a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 800113e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6959      	ldr	r1, [r3, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a1b      	ldr	r3, [r3, #32]
 800114e:	3b01      	subs	r3, #1
 8001150:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001152:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800115a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	430a      	orrs	r2, r1
 8001162:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685a      	ldr	r2, [r3, #4]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699a      	ldr	r2, [r3, #24]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	7c1a      	ldrb	r2, [r3, #16]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f042 0201 	orr.w	r2, r2, #1
 8001194:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2201      	movs	r2, #1
 800119a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40016100 	.word	0x40016100

080011ac <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011b8:	2300      	movs	r3, #0
 80011ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d02e      	beq.n	8001224 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80011cc:	2bff      	cmp	r3, #255	; 0xff
 80011ce:	d029      	beq.n	8001224 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	6812      	ldr	r2, [r2, #0]
 80011da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d10d      	bne.n	8001206 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80011f8:	431a      	orrs	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	e00a      	b.n	800121c <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	6819      	ldr	r1, [r3, #0]
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	021b      	lsls	r3, r3, #8
 8001210:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	631a      	str	r2, [r3, #48]	; 0x30
 8001222:	e001      	b.n	8001228 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8001228:	7dfb      	ldrb	r3, [r7, #23]
}
 800122a:	4618      	mov	r0, r3
 800122c:	371c      	adds	r7, #28
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d102      	bne.n	800125a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	75fb      	strb	r3, [r7, #23]
 8001258:	e064      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001268:	d002      	beq.n	8001270 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
 800126e:	e059      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10e      	bne.n	8001296 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10a      	bne.n	8001296 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001286:	2b00      	cmp	r3, #0
 8001288:	d105      	bne.n	8001296 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d002      	beq.n	8001296 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	75fb      	strb	r3, [r7, #23]
 8001294:	e046      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10b      	bne.n	80012b6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d107      	bne.n	80012b6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012aa:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80012ac:	2b20      	cmp	r3, #32
 80012ae:	d102      	bne.n	80012b6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	75fb      	strb	r3, [r7, #23]
 80012b4:	e036      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d004      	beq.n	80012ca <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d12a      	bne.n	8001320 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ce:	4a18      	ldr	r2, [pc, #96]	; (8001330 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80012d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d6:	4a17      	ldr	r2, [pc, #92]	; (8001334 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80012d8:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012de:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80012e0:	2b20      	cmp	r3, #32
 80012e2:	d101      	bne.n	80012e8 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80012e4:	4a14      	ldr	r2, [pc, #80]	; (8001338 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80012e6:	e000      	b.n	80012ea <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80012e8:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	331c      	adds	r3, #28
 80012fa:	4619      	mov	r1, r3
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f000 fa16 	bl	8001730 <HAL_DMA_Start_IT>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d006      	beq.n	8001318 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	22ff      	movs	r2, #255	; 0xff
 800130e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001316:	e005      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f000 f8bd 	bl	8001498 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800131e:	e001      	b.n	8001324 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8001324:	7dfb      	ldrb	r3, [r7, #23]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	080013c1 	.word	0x080013c1
 8001334:	080013dd 	.word	0x080013dd
 8001338:	080013a5 	.word	0x080013a5

0800133c <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800134e:	2b02      	cmp	r3, #2
 8001350:	d007      	beq.n	8001362 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001358:	2b04      	cmp	r3, #4
 800135a:	d002      	beq.n	8001362 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	73fb      	strb	r3, [r7, #15]
 8001360:	e007      	b.n	8001372 <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001366:	4618      	mov	r0, r3
 8001368:	f000 fa5d 	bl	8001826 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 f8e9 	bl	8001544 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8001372:	7bfb      	ldrb	r3, [r7, #15]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b0:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ffe2 	bl	800137c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80013b8:	bf00      	nop
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013cc:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f006 f8d0 	bl	8007574 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2203      	movs	r2, #3
 80013ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f7ff ffcd 	bl	8001390 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a1c      	ldr	r2, [pc, #112]	; (800147c <DFSDM_GetChannelFromInstance+0x7c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d102      	bne.n	8001416 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	e02b      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a19      	ldr	r2, [pc, #100]	; (8001480 <DFSDM_GetChannelFromInstance+0x80>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d102      	bne.n	8001424 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800141e:	2301      	movs	r3, #1
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	e024      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a17      	ldr	r2, [pc, #92]	; (8001484 <DFSDM_GetChannelFromInstance+0x84>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d102      	bne.n	8001432 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800142c:	2302      	movs	r3, #2
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	e01d      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a14      	ldr	r2, [pc, #80]	; (8001488 <DFSDM_GetChannelFromInstance+0x88>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d102      	bne.n	8001440 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800143a:	2304      	movs	r3, #4
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	e016      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a12      	ldr	r2, [pc, #72]	; (800148c <DFSDM_GetChannelFromInstance+0x8c>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d102      	bne.n	800144e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001448:	2305      	movs	r3, #5
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	e00f      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <DFSDM_GetChannelFromInstance+0x90>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d102      	bne.n	800145c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001456:	2306      	movs	r3, #6
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	e008      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a0d      	ldr	r2, [pc, #52]	; (8001494 <DFSDM_GetChannelFromInstance+0x94>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d102      	bne.n	800146a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001464:	2307      	movs	r3, #7
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	e001      	b.n	800146e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800146a:	2303      	movs	r3, #3
 800146c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	40016000 	.word	0x40016000
 8001480:	40016020 	.word	0x40016020
 8001484:	40016040 	.word	0x40016040
 8001488:	40016080 	.word	0x40016080
 800148c:	400160a0 	.word	0x400160a0
 8001490:	400160c0 	.word	0x400160c0
 8001494:	400160e0 	.word	0x400160e0

08001498 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d108      	bne.n	80014ba <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	e033      	b.n	8001522 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f022 0201 	bic.w	r2, r2, #1
 80014c8:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80014d8:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0201 	orr.w	r2, r2, #1
 80014e8:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	d116      	bne.n	8001522 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d107      	bne.n	800150c <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0202 	orr.w	r2, r2, #2
 800150a:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001512:	2b01      	cmp	r3, #1
 8001514:	d102      	bne.n	800151c <DFSDM_RegConvStart+0x84>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	e000      	b.n	800151e <DFSDM_RegConvStart+0x86>
 800151c:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001528:	2b01      	cmp	r3, #1
 800152a:	d101      	bne.n	8001530 <DFSDM_RegConvStart+0x98>
 800152c:	2202      	movs	r2, #2
 800152e:	e000      	b.n	8001532 <DFSDM_RegConvStart+0x9a>
 8001530:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8001538:	bf00      	nop
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 0201 	bic.w	r2, r2, #1
 800155a:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001560:	2b01      	cmp	r3, #1
 8001562:	d107      	bne.n	8001574 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001572:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f042 0201 	orr.w	r2, r2, #1
 8001582:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800158a:	2b04      	cmp	r3, #4
 800158c:	d116      	bne.n	80015bc <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f042 0202 	orr.w	r2, r2, #2
 80015a4:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d102      	bne.n	80015b6 <DFSDM_RegConvStop+0x72>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b4:	e000      	b.n	80015b8 <DFSDM_RegConvStop+0x74>
 80015b6:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d101      	bne.n	80015ca <DFSDM_RegConvStop+0x86>
 80015c6:	2201      	movs	r2, #1
 80015c8:	e000      	b.n	80015cc <DFSDM_RegConvStop+0x88>
 80015ca:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e08d      	b.n	800170e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b47      	ldr	r3, [pc, #284]	; (8001718 <HAL_DMA_Init+0x138>)
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d80f      	bhi.n	800161e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	4b45      	ldr	r3, [pc, #276]	; (800171c <HAL_DMA_Init+0x13c>)
 8001606:	4413      	add	r3, r2
 8001608:	4a45      	ldr	r2, [pc, #276]	; (8001720 <HAL_DMA_Init+0x140>)
 800160a:	fba2 2303 	umull	r2, r3, r2, r3
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	009a      	lsls	r2, r3, #2
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a42      	ldr	r2, [pc, #264]	; (8001724 <HAL_DMA_Init+0x144>)
 800161a:	641a      	str	r2, [r3, #64]	; 0x40
 800161c:	e00e      	b.n	800163c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	461a      	mov	r2, r3
 8001624:	4b40      	ldr	r3, [pc, #256]	; (8001728 <HAL_DMA_Init+0x148>)
 8001626:	4413      	add	r3, r2
 8001628:	4a3d      	ldr	r2, [pc, #244]	; (8001720 <HAL_DMA_Init+0x140>)
 800162a:	fba2 2303 	umull	r2, r3, r2, r3
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	009a      	lsls	r2, r3, #2
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a3c      	ldr	r2, [pc, #240]	; (800172c <HAL_DMA_Init+0x14c>)
 800163a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2202      	movs	r2, #2
 8001640:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001656:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001660:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001678:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a1b      	ldr	r3, [r3, #32]
 800167e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	4313      	orrs	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 fa72 	bl	8001b78 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800169c:	d102      	bne.n	80016a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80016b8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d010      	beq.n	80016e4 <HAL_DMA_Init+0x104>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	d80c      	bhi.n	80016e4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f000 fa92 	bl	8001bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	e008      	b.n	80016f6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40020407 	.word	0x40020407
 800171c:	bffdfff8 	.word	0xbffdfff8
 8001720:	cccccccd 	.word	0xcccccccd
 8001724:	40020000 	.word	0x40020000
 8001728:	bffdfbf8 	.word	0xbffdfbf8
 800172c:	40020400 	.word	0x40020400

08001730 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001748:	2b01      	cmp	r3, #1
 800174a:	d101      	bne.n	8001750 <HAL_DMA_Start_IT+0x20>
 800174c:	2302      	movs	r3, #2
 800174e:	e066      	b.n	800181e <HAL_DMA_Start_IT+0xee>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b01      	cmp	r3, #1
 8001762:	d155      	bne.n	8001810 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2202      	movs	r2, #2
 8001768:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2200      	movs	r2, #0
 8001770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f022 0201 	bic.w	r2, r2, #1
 8001780:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	68b9      	ldr	r1, [r7, #8]
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 f9b6 	bl	8001afa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	2b00      	cmp	r3, #0
 8001794:	d008      	beq.n	80017a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f042 020e 	orr.w	r2, r2, #14
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	e00f      	b.n	80017c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0204 	bic.w	r2, r2, #4
 80017b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 020a 	orr.w	r2, r2, #10
 80017c6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017e4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d007      	beq.n	80017fe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017fc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f042 0201 	orr.w	r2, r2, #1
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	e005      	b.n	800181c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001818:	2302      	movs	r3, #2
 800181a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800181c:	7dfb      	ldrb	r3, [r7, #23]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001826:	b480      	push	{r7}
 8001828:	b085      	sub	sp, #20
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d008      	beq.n	8001850 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2204      	movs	r2, #4
 8001842:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e040      	b.n	80018d2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f022 020e 	bic.w	r2, r2, #14
 800185e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800186a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800186e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f022 0201 	bic.w	r2, r2, #1
 800187e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001884:	f003 021c 	and.w	r2, r3, #28
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188c:	2101      	movs	r1, #1
 800188e:	fa01 f202 	lsl.w	r2, r1, r2
 8001892:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800189c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00c      	beq.n	80018c0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80018be:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b084      	sub	sp, #16
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018e6:	2300      	movs	r3, #0
 80018e8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d005      	beq.n	8001902 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2204      	movs	r2, #4
 80018fa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	73fb      	strb	r3, [r7, #15]
 8001900:	e047      	b.n	8001992 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 020e 	bic.w	r2, r2, #14
 8001910:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 0201 	bic.w	r2, r2, #1
 8001920:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800192c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001930:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	f003 021c 	and.w	r2, r3, #28
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	2101      	movs	r1, #1
 8001940:	fa01 f202 	lsl.w	r2, r1, r2
 8001944:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800194e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00c      	beq.n	8001972 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001962:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001966:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001970:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001986:	2b00      	cmp	r3, #0
 8001988:	d003      	beq.n	8001992 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	4798      	blx	r3
    }
  }
  return status;
 8001992:	7bfb      	ldrb	r3, [r7, #15]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b8:	f003 031c 	and.w	r3, r3, #28
 80019bc:	2204      	movs	r2, #4
 80019be:	409a      	lsls	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4013      	ands	r3, r2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d026      	beq.n	8001a16 <HAL_DMA_IRQHandler+0x7a>
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d021      	beq.n	8001a16 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0320 	and.w	r3, r3, #32
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d107      	bne.n	80019f0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0204 	bic.w	r2, r2, #4
 80019ee:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f4:	f003 021c 	and.w	r2, r3, #28
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	2104      	movs	r1, #4
 80019fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001a02:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d071      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001a14:	e06c      	b.n	8001af0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	f003 031c 	and.w	r3, r3, #28
 8001a1e:	2202      	movs	r2, #2
 8001a20:	409a      	lsls	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4013      	ands	r3, r2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d02e      	beq.n	8001a88 <HAL_DMA_IRQHandler+0xec>
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d029      	beq.n	8001a88 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10b      	bne.n	8001a5a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f022 020a 	bic.w	r2, r2, #10
 8001a50:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f003 021c 	and.w	r2, r3, #28
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	2102      	movs	r1, #2
 8001a68:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d038      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a86:	e033      	b.n	8001af0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8c:	f003 031c 	and.w	r3, r3, #28
 8001a90:	2208      	movs	r2, #8
 8001a92:	409a      	lsls	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d02a      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x156>
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	f003 0308 	and.w	r3, r3, #8
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d025      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 020e 	bic.w	r2, r2, #14
 8001ab4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	f003 021c 	and.w	r2, r3, #28
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d004      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
}
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b085      	sub	sp, #20
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	60f8      	str	r0, [r7, #12]
 8001b02:	60b9      	str	r1, [r7, #8]
 8001b04:	607a      	str	r2, [r7, #4]
 8001b06:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b10:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d004      	beq.n	8001b24 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001b22:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b28:	f003 021c 	and.w	r2, r3, #28
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	2101      	movs	r1, #1
 8001b32:	fa01 f202 	lsl.w	r2, r1, r2
 8001b36:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b10      	cmp	r3, #16
 8001b46:	d108      	bne.n	8001b5a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b58:	e007      	b.n	8001b6a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	60da      	str	r2, [r3, #12]
}
 8001b6a:	bf00      	nop
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	461a      	mov	r2, r3
 8001b86:	4b17      	ldr	r3, [pc, #92]	; (8001be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d80a      	bhi.n	8001ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b90:	089b      	lsrs	r3, r3, #2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b98:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6493      	str	r3, [r2, #72]	; 0x48
 8001ba0:	e007      	b.n	8001bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	089b      	lsrs	r3, r3, #2
 8001ba8:	009a      	lsls	r2, r3, #2
 8001baa:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001bac:	4413      	add	r3, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	3b08      	subs	r3, #8
 8001bba:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001bc8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f003 031f 	and.w	r3, r3, #31
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	40020407 	.word	0x40020407
 8001be8:	4002081c 	.word	0x4002081c
 8001bec:	cccccccd 	.word	0xcccccccd
 8001bf0:	40020880 	.word	0x40020880

08001bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a08      	ldr	r2, [pc, #32]	; (8001c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001c16:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2201      	movs	r2, #1
 8001c22:	409a      	lsls	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001c28:	bf00      	nop
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	1000823f 	.word	0x1000823f
 8001c38:	40020940 	.word	0x40020940

08001c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b087      	sub	sp, #28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4a:	e166      	b.n	8001f1a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	2101      	movs	r1, #1
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	fa01 f303 	lsl.w	r3, r1, r3
 8001c58:	4013      	ands	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	f000 8158 	beq.w	8001f14 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d005      	beq.n	8001c7c <HAL_GPIO_Init+0x40>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f003 0303 	and.w	r3, r3, #3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d130      	bne.n	8001cde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	2203      	movs	r2, #3
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4013      	ands	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	68da      	ldr	r2, [r3, #12]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	091b      	lsrs	r3, r3, #4
 8001cc8:	f003 0201 	and.w	r2, r3, #1
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 0303 	and.w	r3, r3, #3
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	d017      	beq.n	8001d1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d123      	bne.n	8001d6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	08da      	lsrs	r2, r3, #3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3208      	adds	r2, #8
 8001d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	220f      	movs	r2, #15
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	691a      	ldr	r2, [r3, #16]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	08da      	lsrs	r2, r3, #3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3208      	adds	r2, #8
 8001d68:	6939      	ldr	r1, [r7, #16]
 8001d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 0203 	and.w	r2, r3, #3
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 80b2 	beq.w	8001f14 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db0:	4b61      	ldr	r3, [pc, #388]	; (8001f38 <HAL_GPIO_Init+0x2fc>)
 8001db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001db4:	4a60      	ldr	r2, [pc, #384]	; (8001f38 <HAL_GPIO_Init+0x2fc>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6613      	str	r3, [r2, #96]	; 0x60
 8001dbc:	4b5e      	ldr	r3, [pc, #376]	; (8001f38 <HAL_GPIO_Init+0x2fc>)
 8001dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dc8:	4a5c      	ldr	r2, [pc, #368]	; (8001f3c <HAL_GPIO_Init+0x300>)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	089b      	lsrs	r3, r3, #2
 8001dce:	3302      	adds	r3, #2
 8001dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	220f      	movs	r2, #15
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001df2:	d02b      	beq.n	8001e4c <HAL_GPIO_Init+0x210>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a52      	ldr	r2, [pc, #328]	; (8001f40 <HAL_GPIO_Init+0x304>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d025      	beq.n	8001e48 <HAL_GPIO_Init+0x20c>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a51      	ldr	r2, [pc, #324]	; (8001f44 <HAL_GPIO_Init+0x308>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d01f      	beq.n	8001e44 <HAL_GPIO_Init+0x208>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a50      	ldr	r2, [pc, #320]	; (8001f48 <HAL_GPIO_Init+0x30c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d019      	beq.n	8001e40 <HAL_GPIO_Init+0x204>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a4f      	ldr	r2, [pc, #316]	; (8001f4c <HAL_GPIO_Init+0x310>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d013      	beq.n	8001e3c <HAL_GPIO_Init+0x200>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a4e      	ldr	r2, [pc, #312]	; (8001f50 <HAL_GPIO_Init+0x314>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d00d      	beq.n	8001e38 <HAL_GPIO_Init+0x1fc>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a4d      	ldr	r2, [pc, #308]	; (8001f54 <HAL_GPIO_Init+0x318>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d007      	beq.n	8001e34 <HAL_GPIO_Init+0x1f8>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a4c      	ldr	r2, [pc, #304]	; (8001f58 <HAL_GPIO_Init+0x31c>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d101      	bne.n	8001e30 <HAL_GPIO_Init+0x1f4>
 8001e2c:	2307      	movs	r3, #7
 8001e2e:	e00e      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e30:	2308      	movs	r3, #8
 8001e32:	e00c      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e34:	2306      	movs	r3, #6
 8001e36:	e00a      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e38:	2305      	movs	r3, #5
 8001e3a:	e008      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	e006      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e40:	2303      	movs	r3, #3
 8001e42:	e004      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e002      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	697a      	ldr	r2, [r7, #20]
 8001e50:	f002 0203 	and.w	r2, r2, #3
 8001e54:	0092      	lsls	r2, r2, #2
 8001e56:	4093      	lsls	r3, r2
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e5e:	4937      	ldr	r1, [pc, #220]	; (8001f3c <HAL_GPIO_Init+0x300>)
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	089b      	lsrs	r3, r3, #2
 8001e64:	3302      	adds	r3, #2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e6c:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	43db      	mvns	r3, r3
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e90:	4a32      	ldr	r2, [pc, #200]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e96:	4b31      	ldr	r3, [pc, #196]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001eba:	4a28      	ldr	r2, [pc, #160]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ec0:	4b26      	ldr	r3, [pc, #152]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ee4:	4a1d      	ldr	r2, [pc, #116]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001eea:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f0e:	4a13      	ldr	r2, [pc, #76]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	3301      	adds	r3, #1
 8001f18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	fa22 f303 	lsr.w	r3, r2, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f47f ae91 	bne.w	8001c4c <HAL_GPIO_Init+0x10>
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	bf00      	nop
 8001f2e:	371c      	adds	r7, #28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40010000 	.word	0x40010000
 8001f40:	48000400 	.word	0x48000400
 8001f44:	48000800 	.word	0x48000800
 8001f48:	48000c00 	.word	0x48000c00
 8001f4c:	48001000 	.word	0x48001000
 8001f50:	48001400 	.word	0x48001400
 8001f54:	48001800 	.word	0x48001800
 8001f58:	48001c00 	.word	0x48001c00
 8001f5c:	40010400 	.word	0x40010400

08001f60 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001f6e:	e0c9      	b.n	8002104 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001f70:	2201      	movs	r2, #1
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	683a      	ldr	r2, [r7, #0]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 80bc 	beq.w	80020fe <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001f86:	4a66      	ldr	r2, [pc, #408]	; (8002120 <HAL_GPIO_DeInit+0x1c0>)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f92:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f003 0303 	and.w	r3, r3, #3
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	220f      	movs	r2, #15
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fae:	d02b      	beq.n	8002008 <HAL_GPIO_DeInit+0xa8>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a5c      	ldr	r2, [pc, #368]	; (8002124 <HAL_GPIO_DeInit+0x1c4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d025      	beq.n	8002004 <HAL_GPIO_DeInit+0xa4>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a5b      	ldr	r2, [pc, #364]	; (8002128 <HAL_GPIO_DeInit+0x1c8>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d01f      	beq.n	8002000 <HAL_GPIO_DeInit+0xa0>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a5a      	ldr	r2, [pc, #360]	; (800212c <HAL_GPIO_DeInit+0x1cc>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d019      	beq.n	8001ffc <HAL_GPIO_DeInit+0x9c>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a59      	ldr	r2, [pc, #356]	; (8002130 <HAL_GPIO_DeInit+0x1d0>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d013      	beq.n	8001ff8 <HAL_GPIO_DeInit+0x98>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a58      	ldr	r2, [pc, #352]	; (8002134 <HAL_GPIO_DeInit+0x1d4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d00d      	beq.n	8001ff4 <HAL_GPIO_DeInit+0x94>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a57      	ldr	r2, [pc, #348]	; (8002138 <HAL_GPIO_DeInit+0x1d8>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d007      	beq.n	8001ff0 <HAL_GPIO_DeInit+0x90>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a56      	ldr	r2, [pc, #344]	; (800213c <HAL_GPIO_DeInit+0x1dc>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d101      	bne.n	8001fec <HAL_GPIO_DeInit+0x8c>
 8001fe8:	2307      	movs	r3, #7
 8001fea:	e00e      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8001fec:	2308      	movs	r3, #8
 8001fee:	e00c      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8001ff0:	2306      	movs	r3, #6
 8001ff2:	e00a      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8001ff4:	2305      	movs	r3, #5
 8001ff6:	e008      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8001ff8:	2304      	movs	r3, #4
 8001ffa:	e006      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e004      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8002000:	2302      	movs	r3, #2
 8002002:	e002      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8002004:	2301      	movs	r3, #1
 8002006:	e000      	b.n	800200a <HAL_GPIO_DeInit+0xaa>
 8002008:	2300      	movs	r3, #0
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	f002 0203 	and.w	r2, r2, #3
 8002010:	0092      	lsls	r2, r2, #2
 8002012:	4093      	lsls	r3, r2
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	429a      	cmp	r2, r3
 8002018:	d132      	bne.n	8002080 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800201a:	4b49      	ldr	r3, [pc, #292]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	43db      	mvns	r3, r3
 8002022:	4947      	ldr	r1, [pc, #284]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 8002024:	4013      	ands	r3, r2
 8002026:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002028:	4b45      	ldr	r3, [pc, #276]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	4943      	ldr	r1, [pc, #268]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 8002032:	4013      	ands	r3, r2
 8002034:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002036:	4b42      	ldr	r3, [pc, #264]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	43db      	mvns	r3, r3
 800203e:	4940      	ldr	r1, [pc, #256]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 8002040:	4013      	ands	r3, r2
 8002042:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002044:	4b3e      	ldr	r3, [pc, #248]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	43db      	mvns	r3, r3
 800204c:	493c      	ldr	r1, [pc, #240]	; (8002140 <HAL_GPIO_DeInit+0x1e0>)
 800204e:	4013      	ands	r3, r2
 8002050:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f003 0303 	and.w	r3, r3, #3
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	220f      	movs	r2, #15
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002062:	4a2f      	ldr	r2, [pc, #188]	; (8002120 <HAL_GPIO_DeInit+0x1c0>)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	089b      	lsrs	r3, r3, #2
 8002068:	3302      	adds	r3, #2
 800206a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	43da      	mvns	r2, r3
 8002072:	482b      	ldr	r0, [pc, #172]	; (8002120 <HAL_GPIO_DeInit+0x1c0>)
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	400a      	ands	r2, r1
 800207a:	3302      	adds	r3, #2
 800207c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	2103      	movs	r1, #3
 800208a:	fa01 f303 	lsl.w	r3, r1, r3
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	08da      	lsrs	r2, r3, #3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3208      	adds	r2, #8
 800209c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	220f      	movs	r2, #15
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	08d2      	lsrs	r2, r2, #3
 80020b4:	4019      	ands	r1, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3208      	adds	r2, #8
 80020ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	2103      	movs	r1, #3
 80020c8:	fa01 f303 	lsl.w	r3, r1, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	401a      	ands	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	2101      	movs	r1, #1
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	fa01 f303 	lsl.w	r3, r1, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	401a      	ands	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	2103      	movs	r1, #3
 80020f2:	fa01 f303 	lsl.w	r3, r1, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	401a      	ands	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	3301      	adds	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	fa22 f303 	lsr.w	r3, r2, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	f47f af2f 	bne.w	8001f70 <HAL_GPIO_DeInit+0x10>
  }
}
 8002112:	bf00      	nop
 8002114:	bf00      	nop
 8002116:	371c      	adds	r7, #28
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40010000 	.word	0x40010000
 8002124:	48000400 	.word	0x48000400
 8002128:	48000800 	.word	0x48000800
 800212c:	48000c00 	.word	0x48000c00
 8002130:	48001000 	.word	0x48001000
 8002134:	48001400 	.word	0x48001400
 8002138:	48001800 	.word	0x48001800
 800213c:	48001c00 	.word	0x48001c00
 8002140:	40010400 	.word	0x40010400

08002144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	460b      	mov	r3, r1
 800214e:	807b      	strh	r3, [r7, #2]
 8002150:	4613      	mov	r3, r2
 8002152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002154:	787b      	ldrb	r3, [r7, #1]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800215a:	887a      	ldrh	r2, [r7, #2]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002160:	e002      	b.n	8002168 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002162:	887a      	ldrh	r2, [r7, #2]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002186:	887a      	ldrh	r2, [r7, #2]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4013      	ands	r3, r2
 800218c:	041a      	lsls	r2, r3, #16
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	43d9      	mvns	r1, r3
 8002192:	887b      	ldrh	r3, [r7, #2]
 8002194:	400b      	ands	r3, r1
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	619a      	str	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021b4:	695a      	ldr	r2, [r3, #20]
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d006      	beq.n	80021cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021be:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021c4:	88fb      	ldrh	r3, [r7, #6]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f005 f92a 	bl	8007420 <HAL_GPIO_EXTI_Callback>
  }
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40010400 	.word	0x40010400

080021d8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af02      	add	r7, sp, #8
 80021de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021e0:	2300      	movs	r3, #0
 80021e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80021e4:	f7fe f9f4 	bl	80005d0 <HAL_GetTick>
 80021e8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
 80021f4:	e092      	b.n	800231c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002200:	2b00      	cmp	r3, #0
 8002202:	f040 808b 	bne.w	800231c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f006 f83c 	bl	8008284 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800220c:	f241 3188 	movw	r1, #5000	; 0x1388
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 fad0 	bl	80027b6 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	4b42      	ldr	r3, [pc, #264]	; (8002328 <HAL_OSPI_Init+0x150>)
 800221e:	4013      	ands	r3, r2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68d1      	ldr	r1, [r2, #12]
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6912      	ldr	r2, [r2, #16]
 8002228:	3a01      	subs	r2, #1
 800222a:	0412      	lsls	r2, r2, #16
 800222c:	4311      	orrs	r1, r2
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6952      	ldr	r2, [r2, #20]
 8002232:	3a01      	subs	r2, #1
 8002234:	0212      	lsls	r2, r2, #8
 8002236:	4311      	orrs	r1, r2
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800223c:	4311      	orrs	r1, r2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	69d2      	ldr	r2, [r2, #28]
 8002242:	4311      	orrs	r1, r2
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6812      	ldr	r2, [r2, #0]
 8002248:	430b      	orrs	r3, r1
 800224a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	0412      	lsls	r2, r2, #16
 8002256:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	021a      	lsls	r2, r3, #8
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2200      	movs	r2, #0
 800227c:	2120      	movs	r1, #32
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fddc 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 8002284:	4603      	mov	r3, r0
 8002286:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d146      	bne.n	800231c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	1e5a      	subs	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	60da      	str	r2, [r3, #12]
                  ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80022c4:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                  (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d107      	bne.n	8002304 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0202 	orr.w	r2, r2, #2
 8002302:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800230c:	d103      	bne.n	8002316 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	645a      	str	r2, [r3, #68]	; 0x44
 8002314:	e002      	b.n	800231c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2202      	movs	r2, #2
 800231a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	f8e0f8f4 	.word	0xf8e0f8f4

0800232c <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002334:	2300      	movs	r3, #0
 8002336:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	73fb      	strb	r3, [r7, #15]
 8002342:	e015      	b.n	8002370 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
     /* Disable OctoSPI */
     __HAL_OSPI_DISABLE(hospi);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0201 	bic.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]

     /* Disable free running clock if needed : must be done after OSPI disable */
     CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0202 	bic.w	r2, r2, #2
 8002362:	609a      	str	r2, [r3, #8]

     /* DeInit the low level hardware */
     hospi->MspDeInitCallback(hospi);
#else
     /* De-initialize the low-level hardware */
     HAL_OSPI_MspDeInit(hospi);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f005 fff9 	bl	800835c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

     /* Reset the driver state */
     hospi->State = HAL_OSPI_STATE_RESET;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b08a      	sub	sp, #40	; 0x28
 800237e:	af02      	add	r7, sp, #8
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8002386:	f7fe f923 	bl	80005d0 <HAL_GetTick>
 800238a:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE    (cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002390:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b02      	cmp	r3, #2
 800239c:	d104      	bne.n	80023a8 <HAL_OSPI_Command+0x2e>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023a6:	d10d      	bne.n	80023c4 <HAL_OSPI_Command+0x4a>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b14      	cmp	r3, #20
 80023ac:	d103      	bne.n	80023b6 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d006      	beq.n	80023c4 <HAL_OSPI_Command+0x4a>
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2b24      	cmp	r3, #36	; 0x24
 80023ba:	d153      	bne.n	8002464 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d14f      	bne.n	8002464 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2200      	movs	r2, #0
 80023cc:	2120      	movs	r1, #32
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 fd34 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 80023d4:	4603      	mov	r3, r0
 80023d6:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80023d8:	7ffb      	ldrb	r3, [r7, #31]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d148      	bne.n	8002470 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2200      	movs	r2, #0
 80023e2:	649a      	str	r2, [r3, #72]	; 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 fd60 	bl	8002eac <OSPI_ConfigCmd>
 80023ec:	4603      	mov	r3, r0
 80023ee:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80023f0:	7ffb      	ldrb	r3, [r7, #31]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d13c      	bne.n	8002470 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10e      	bne.n	800241c <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	2201      	movs	r2, #1
 8002406:	2102      	movs	r1, #2
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 fd17 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2202      	movs	r2, #2
 8002418:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 800241a:	e029      	b.n	8002470 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d103      	bne.n	800242c <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2204      	movs	r2, #4
 8002428:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800242a:	e021      	b.n	8002470 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d10b      	bne.n	800244c <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002438:	2b24      	cmp	r3, #36	; 0x24
 800243a:	d103      	bne.n	8002444 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2204      	movs	r2, #4
 8002440:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002442:	e015      	b.n	8002470 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2214      	movs	r2, #20
 8002448:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800244a:	e011      	b.n	8002470 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002450:	2b14      	cmp	r3, #20
 8002452:	d103      	bne.n	800245c <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2204      	movs	r2, #4
 8002458:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800245a:	e009      	b.n	8002470 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2224      	movs	r2, #36	; 0x24
 8002460:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002462:	e005      	b.n	8002470 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2210      	movs	r2, #16
 800246c:	649a      	str	r2, [r3, #72]	; 0x48
 800246e:	e000      	b.n	8002472 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8002470:	bf00      	nop
  }

  /* Return function status */
  return status;
 8002472:	7ffb      	ldrb	r3, [r7, #31]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3720      	adds	r7, #32
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	; 0x28
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002488:	f7fe f8a2 	bl	80005d0 <HAL_GetTick>
 800248c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	3350      	adds	r3, #80	; 0x50
 8002494:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d105      	bne.n	80024a8 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2208      	movs	r2, #8
 80024a4:	649a      	str	r2, [r3, #72]	; 0x48
 80024a6:	e057      	b.n	8002558 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d14e      	bne.n	800254e <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	1c5a      	adds	r2, r3, #1
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024d8:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	2201      	movs	r2, #1
 80024e2:	2104      	movs	r1, #4
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f000 fca9 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 80024ea:	4603      	mov	r3, r0
 80024ec:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80024ee:	7ffb      	ldrb	r3, [r7, #31]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d113      	bne.n	800251c <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f8:	781a      	ldrb	r2, [r3, #0]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250c:	1e5a      	subs	r2, r3, #1
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1df      	bne.n	80024da <HAL_OSPI_Transmit+0x5e>
 800251a:	e000      	b.n	800251e <HAL_OSPI_Transmit+0xa2>
          break;
 800251c:	bf00      	nop

      if (status == HAL_OK)
 800251e:	7ffb      	ldrb	r3, [r7, #31]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d119      	bne.n	8002558 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2201      	movs	r2, #1
 800252c:	2102      	movs	r1, #2
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 fc84 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 8002534:	4603      	mov	r3, r0
 8002536:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002538:	7ffb      	ldrb	r3, [r7, #31]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2202      	movs	r2, #2
 8002544:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2202      	movs	r2, #2
 800254a:	645a      	str	r2, [r3, #68]	; 0x44
 800254c:	e004      	b.n	8002558 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2210      	movs	r2, #16
 8002556:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8002558:	7ffb      	ldrb	r3, [r7, #31]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3720      	adds	r7, #32
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b08c      	sub	sp, #48	; 0x30
 8002566:	af02      	add	r7, sp, #8
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	60b9      	str	r1, [r7, #8]
 800256c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800256e:	f7fe f82f 	bl	80005d0 <HAL_GetTick>
 8002572:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	3350      	adds	r3, #80	; 0x50
 800257a:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002582:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800258c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d106      	bne.n	80025a2 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2208      	movs	r2, #8
 800259e:	649a      	str	r2, [r3, #72]	; 0x48
 80025a0:	e07c      	b.n	800269c <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d172      	bne.n	8002690 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	1c5a      	adds	r2, r3, #1
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80025d6:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025e0:	d104      	bne.n	80025ec <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	649a      	str	r2, [r3, #72]	; 0x48
 80025ea:	e011      	b.n	8002610 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80025f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d004      	beq.n	8002606 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	649a      	str	r2, [r3, #72]	; 0x48
 8002604:	e004      	b.n	8002610 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	6a3b      	ldr	r3, [r7, #32]
 8002616:	2201      	movs	r2, #1
 8002618:	2106      	movs	r1, #6
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 fc0e 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 8002620:	4603      	mov	r3, r0
 8002622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status != HAL_OK)
 8002626:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800262a:	2b00      	cmp	r3, #0
 800262c:	d114      	bne.n	8002658 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002632:	69fa      	ldr	r2, [r7, #28]
 8002634:	7812      	ldrb	r2, [r2, #0]
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002648:	1e5a      	subs	r2, r3, #1
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	63da      	str	r2, [r3, #60]	; 0x3c
      } while(hospi->XferCount > 0U);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1dc      	bne.n	8002610 <HAL_OSPI_Receive+0xae>
 8002656:	e000      	b.n	800265a <HAL_OSPI_Receive+0xf8>
          break;
 8002658:	bf00      	nop

      if (status == HAL_OK)
 800265a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11c      	bne.n	800269c <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	2201      	movs	r2, #1
 800266a:	2102      	movs	r1, #2
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fbe5 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 8002672:	4603      	mov	r3, r0
 8002674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status == HAL_OK)
 8002678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10d      	bne.n	800269c <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2202      	movs	r2, #2
 8002686:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2202      	movs	r2, #2
 800268c:	645a      	str	r2, [r3, #68]	; 0x44
 800268e:	e005      	b.n	800269c <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2210      	movs	r2, #16
 800269a:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 800269c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3728      	adds	r7, #40	; 0x28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	; 0x28
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80026b4:	f7fd ff8c 	bl	80005d0 <HAL_GetTick>
 80026b8:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026c0:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026ca:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP   (cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL         (cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg+1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d164      	bne.n	800279e <HAL_OSPI_AutoPolling+0xf6>
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026dc:	d15f      	bne.n	800279e <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	2200      	movs	r2, #0
 80026e6:	2120      	movs	r1, #32
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f000 fba7 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 80026ee:	4603      	mov	r3, r0
 80026f0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80026f2:	7ffb      	ldrb	r3, [r7, #31]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d158      	bne.n	80027aa <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG (hospi->Instance->PSMAR, cfg->Match);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG (hospi->Instance->PSMKR, cfg->Mask);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	6852      	ldr	r2, [r2, #4]
 800270c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG (hospi->Instance->PIR,   cfg->Interval);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	6912      	ldr	r2, [r2, #16]
 8002718:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f023 5243 	bic.w	r2, r3, #817889280	; 0x30c00000
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	6899      	ldr	r1, [r3, #8]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	430b      	orrs	r3, r1
 8002730:	431a      	orrs	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800273a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002744:	d104      	bne.n	8002750 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	649a      	str	r2, [r3, #72]	; 0x48
 800274e:	e011      	b.n	8002774 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002758:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800275c:	2b00      	cmp	r3, #0
 800275e:	d004      	beq.n	800276a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	649a      	str	r2, [r3, #72]	; 0x48
 8002768:	e004      	b.n	8002774 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2201      	movs	r2, #1
 800277c:	2108      	movs	r1, #8
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 fb5c 	bl	8002e3c <OSPI_WaitFlagStateUntilTimeout>
 8002784:	4603      	mov	r3, r0
 8002786:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8002788:	7ffb      	ldrb	r3, [r7, #31]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10d      	bne.n	80027aa <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2208      	movs	r2, #8
 8002794:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2202      	movs	r2, #2
 800279a:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800279c:	e005      	b.n	80027aa <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2210      	movs	r2, #16
 80027a6:	649a      	str	r2, [r3, #72]	; 0x48
 80027a8:	e000      	b.n	80027ac <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80027aa:	bf00      	nop
  }

  /* Return function status */
  return status;
 80027ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3720      	adds	r7, #32
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b092      	sub	sp, #72	; 0x48
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a08      	ldr	r2, [pc, #32]	; (8002814 <HAL_OSPIM_Config+0x40>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d105      	bne.n	8002802 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8002800:	e004      	b.n	800280c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8002802:	2301      	movs	r3, #1
 8002804:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8002806:	2300      	movs	r3, #0
 8002808:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800280c:	2300      	movs	r3, #0
 800280e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002812:	e01f      	b.n	8002854 <HAL_OSPIM_Config+0x80>
 8002814:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 8002818:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800281c:	3301      	adds	r3, #1
 800281e:	b2d8      	uxtb	r0, r3
 8002820:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8002824:	f107 0114 	add.w	r1, r7, #20
 8002828:	4613      	mov	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	4619      	mov	r1, r3
 8002834:	f000 fc9c 	bl	8003170 <OSPIM_GetConfig>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d005      	beq.n	800284a <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2208      	movs	r2, #8
 8002848:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800284a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800284e:	3301      	adds	r3, #1
 8002850:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002854:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002858:	2b01      	cmp	r3, #1
 800285a:	d9dd      	bls.n	8002818 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 800285c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 82de 	bne.w	8002e22 <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8002866:	4bc6      	ldr	r3, [pc, #792]	; (8002b80 <HAL_OSPIM_Config+0x3ac>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8002872:	4bc3      	ldr	r3, [pc, #780]	; (8002b80 <HAL_OSPIM_Config+0x3ac>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4ac2      	ldr	r2, [pc, #776]	; (8002b80 <HAL_OSPIM_Config+0x3ac>)
 8002878:	f023 0301 	bic.w	r3, r3, #1
 800287c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800287e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800288a:	4bbe      	ldr	r3, [pc, #760]	; (8002b84 <HAL_OSPIM_Config+0x3b0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8002896:	4bbb      	ldr	r3, [pc, #748]	; (8002b84 <HAL_OSPIM_Config+0x3b0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4aba      	ldr	r2, [pc, #744]	; (8002b84 <HAL_OSPIM_Config+0x3b0>)
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80028a2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80028a6:	f043 0302 	orr.w	r3, r3, #2
 80028aa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 80028ae:	49b6      	ldr	r1, [pc, #728]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 80028b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028b2:	4613      	mov	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	4413      	add	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	3348      	adds	r3, #72	; 0x48
 80028bc:	443b      	add	r3, r7
 80028be:	3b2c      	subs	r3, #44	; 0x2c
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	3b01      	subs	r3, #1
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	6859      	ldr	r1, [r3, #4]
 80028ca:	48af      	ldr	r0, [pc, #700]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 80028cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	3348      	adds	r3, #72	; 0x48
 80028d8:	443b      	add	r3, r7
 80028da:	3b2c      	subs	r3, #44	; 0x2c
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	3b01      	subs	r3, #1
 80028e0:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4403      	add	r3, r0
 80028e8:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 80028ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	3348      	adds	r3, #72	; 0x48
 80028f6:	443b      	add	r3, r7
 80028f8:	3b34      	subs	r3, #52	; 0x34
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 80a1 	beq.w	8002a44 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8002902:	49a1      	ldr	r1, [pc, #644]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002904:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	3348      	adds	r3, #72	; 0x48
 8002910:	443b      	add	r3, r7
 8002912:	3b34      	subs	r3, #52	; 0x34
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	3b01      	subs	r3, #1
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	6859      	ldr	r1, [r3, #4]
 800291e:	489a      	ldr	r0, [pc, #616]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002920:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002922:	4613      	mov	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	3348      	adds	r3, #72	; 0x48
 800292c:	443b      	add	r3, r7
 800292e:	3b34      	subs	r3, #52	; 0x34
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3b01      	subs	r3, #1
 8002934:	f021 0201 	bic.w	r2, r1, #1
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4403      	add	r3, r0
 800293c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800293e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	3348      	adds	r3, #72	; 0x48
 800294a:	443b      	add	r3, r7
 800294c:	3b30      	subs	r3, #48	; 0x30
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d01d      	beq.n	8002990 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8002954:	498c      	ldr	r1, [pc, #560]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002956:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	3348      	adds	r3, #72	; 0x48
 8002962:	443b      	add	r3, r7
 8002964:	3b30      	subs	r3, #48	; 0x30
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3b01      	subs	r3, #1
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	4885      	ldr	r0, [pc, #532]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002972:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	3348      	adds	r3, #72	; 0x48
 800297e:	443b      	add	r3, r7
 8002980:	3b30      	subs	r3, #48	; 0x30
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3b01      	subs	r3, #1
 8002986:	f021 0210 	bic.w	r2, r1, #16
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4403      	add	r3, r0
 800298e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002990:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002992:	4613      	mov	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	3348      	adds	r3, #72	; 0x48
 800299c:	443b      	add	r3, r7
 800299e:	3b28      	subs	r3, #40	; 0x28
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d021      	beq.n	80029ea <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80029a6:	4978      	ldr	r1, [pc, #480]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 80029a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	3348      	adds	r3, #72	; 0x48
 80029b4:	443b      	add	r3, r7
 80029b6:	3b28      	subs	r3, #40	; 0x28
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	6859      	ldr	r1, [r3, #4]
 80029c6:	4870      	ldr	r0, [pc, #448]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 80029c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	3348      	adds	r3, #72	; 0x48
 80029d4:	443b      	add	r3, r7
 80029d6:	3b28      	subs	r3, #40	; 0x28
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	3b01      	subs	r3, #1
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4403      	add	r3, r0
 80029e8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80029ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029ec:	4613      	mov	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	3348      	adds	r3, #72	; 0x48
 80029f6:	443b      	add	r3, r7
 80029f8:	3b24      	subs	r3, #36	; 0x24
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d021      	beq.n	8002a44 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8002a00:	4961      	ldr	r1, [pc, #388]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002a02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	3348      	adds	r3, #72	; 0x48
 8002a0e:	443b      	add	r3, r7
 8002a10:	3b24      	subs	r3, #36	; 0x24
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	3b01      	subs	r3, #1
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	6859      	ldr	r1, [r3, #4]
 8002a20:	4859      	ldr	r0, [pc, #356]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002a22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	3348      	adds	r3, #72	; 0x48
 8002a2e:	443b      	add	r3, r7
 8002a30:	3b24      	subs	r3, #36	; 0x24
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4403      	add	r3, r0
 8002a42:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	6819      	ldr	r1, [r3, #0]
 8002a48:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	3348      	adds	r3, #72	; 0x48
 8002a56:	443b      	add	r3, r7
 8002a58:	3b34      	subs	r3, #52	; 0x34
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4299      	cmp	r1, r3
 8002a5e:	d038      	beq.n	8002ad2 <HAL_OSPIM_Config+0x2fe>
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002a68:	4613      	mov	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	3348      	adds	r3, #72	; 0x48
 8002a72:	443b      	add	r3, r7
 8002a74:	3b30      	subs	r3, #48	; 0x30
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4299      	cmp	r1, r3
 8002a7a:	d02a      	beq.n	8002ad2 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	6899      	ldr	r1, [r3, #8]
 8002a80:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	3348      	adds	r3, #72	; 0x48
 8002a8e:	443b      	add	r3, r7
 8002a90:	3b2c      	subs	r3, #44	; 0x2c
 8002a92:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8002a94:	4299      	cmp	r1, r3
 8002a96:	d01c      	beq.n	8002ad2 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	68d9      	ldr	r1, [r3, #12]
 8002a9c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	3348      	adds	r3, #72	; 0x48
 8002aaa:	443b      	add	r3, r7
 8002aac:	3b28      	subs	r3, #40	; 0x28
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4299      	cmp	r1, r3
 8002ab2:	d00e      	beq.n	8002ad2 <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	6919      	ldr	r1, [r3, #16]
 8002ab8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002abc:	4613      	mov	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4413      	add	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	3348      	adds	r3, #72	; 0x48
 8002ac6:	443b      	add	r3, r7
 8002ac8:	3b24      	subs	r3, #36	; 0x24
 8002aca:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002acc:	4299      	cmp	r1, r3
 8002ace:	f040 80d3 	bne.w	8002c78 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8002ad2:	492d      	ldr	r1, [pc, #180]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002ad4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	3348      	adds	r3, #72	; 0x48
 8002ae2:	443b      	add	r3, r7
 8002ae4:	3b34      	subs	r3, #52	; 0x34
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	6859      	ldr	r1, [r3, #4]
 8002af0:	4825      	ldr	r0, [pc, #148]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002af2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002af6:	4613      	mov	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	3348      	adds	r3, #72	; 0x48
 8002b00:	443b      	add	r3, r7
 8002b02:	3b34      	subs	r3, #52	; 0x34
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	f021 0201 	bic.w	r2, r1, #1
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4403      	add	r3, r0
 8002b10:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8002b12:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002b16:	4613      	mov	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	3348      	adds	r3, #72	; 0x48
 8002b20:	443b      	add	r3, r7
 8002b22:	3b30      	subs	r3, #48	; 0x30
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01f      	beq.n	8002b6a <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8002b2a:	4917      	ldr	r1, [pc, #92]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002b2c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002b30:	4613      	mov	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	3348      	adds	r3, #72	; 0x48
 8002b3a:	443b      	add	r3, r7
 8002b3c:	3b30      	subs	r3, #48	; 0x30
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	3b01      	subs	r3, #1
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	6859      	ldr	r1, [r3, #4]
 8002b48:	480f      	ldr	r0, [pc, #60]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002b4a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	3348      	adds	r3, #72	; 0x48
 8002b58:	443b      	add	r3, r7
 8002b5a:	3b30      	subs	r3, #48	; 0x30
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	f021 0210 	bic.w	r2, r1, #16
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4403      	add	r3, r0
 8002b68:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8002b6a:	4907      	ldr	r1, [pc, #28]	; (8002b88 <HAL_OSPIM_Config+0x3b4>)
 8002b6c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002b70:	4613      	mov	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	3348      	adds	r3, #72	; 0x48
 8002b7a:	443b      	add	r3, r7
 8002b7c:	3b2c      	subs	r3, #44	; 0x2c
 8002b7e:	e005      	b.n	8002b8c <HAL_OSPIM_Config+0x3b8>
 8002b80:	a0001000 	.word	0xa0001000
 8002b84:	a0001400 	.word	0xa0001400
 8002b88:	50061c00 	.word	0x50061c00
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	6859      	ldr	r1, [r3, #4]
 8002b96:	48a6      	ldr	r0, [pc, #664]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002b98:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	3348      	adds	r3, #72	; 0x48
 8002ba6:	443b      	add	r3, r7
 8002ba8:	3b2c      	subs	r3, #44	; 0x2c
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3b01      	subs	r3, #1
 8002bae:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4403      	add	r3, r0
 8002bb6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002bb8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	3348      	adds	r3, #72	; 0x48
 8002bc6:	443b      	add	r3, r7
 8002bc8:	3b28      	subs	r3, #40	; 0x28
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d023      	beq.n	8002c18 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 8002bd0:	4997      	ldr	r1, [pc, #604]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002bd2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	3348      	adds	r3, #72	; 0x48
 8002be0:	443b      	add	r3, r7
 8002be2:	3b28      	subs	r3, #40	; 0x28
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	6859      	ldr	r1, [r3, #4]
 8002bf2:	488f      	ldr	r0, [pc, #572]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002bf4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4413      	add	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	3348      	adds	r3, #72	; 0x48
 8002c02:	443b      	add	r3, r7
 8002c04:	3b28      	subs	r3, #40	; 0x28
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4403      	add	r3, r0
 8002c16:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8002c18:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	3348      	adds	r3, #72	; 0x48
 8002c26:	443b      	add	r3, r7
 8002c28:	3b24      	subs	r3, #36	; 0x24
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d023      	beq.n	8002c78 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8002c30:	497f      	ldr	r1, [pc, #508]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002c32:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	3348      	adds	r3, #72	; 0x48
 8002c40:	443b      	add	r3, r7
 8002c42:	3b24      	subs	r3, #36	; 0x24
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	6859      	ldr	r1, [r3, #4]
 8002c52:	4877      	ldr	r0, [pc, #476]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002c54:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	3348      	adds	r3, #72	; 0x48
 8002c62:	443b      	add	r3, r7
 8002c64:	3b24      	subs	r3, #36	; 0x24
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4403      	add	r3, r0
 8002c76:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
        MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8002c78:	4a6d      	ldr	r2, [pc, #436]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c8c:	025b      	lsls	r3, r3, #9
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	4967      	ldr	r1, [pc, #412]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8002ca2:	4a63      	ldr	r2, [pc, #396]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f023 0203 	bic.w	r2, r3, #3
 8002cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	495d      	ldr	r1, [pc, #372]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	605a      	str	r2, [r3, #4]
                (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d014      	beq.n	8002cfe <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8002cd4:	4a56      	ldr	r2, [pc, #344]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ce8:	015b      	lsls	r3, r3, #5
 8002cea:	431a      	orrs	r2, r3
 8002cec:	4950      	ldr	r1, [pc, #320]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	f042 0210 	orr.w	r2, r2, #16
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	605a      	str	r2, [r3, #4]
                  (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d019      	beq.n	8002d3e <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 8002d0a:	4a49      	ldr	r2, [pc, #292]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002d20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d22:	049b      	lsls	r3, r3, #18
 8002d24:	431a      	orrs	r2, r3
 8002d26:	4942      	ldr	r1, [pc, #264]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	e01c      	b.n	8002d78 <HAL_OSPIM_Config+0x5a4>
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                  (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d018      	beq.n	8002d78 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 8002d46:	4a3a      	ldr	r2, [pc, #232]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d5e:	069b      	lsls	r3, r3, #26
 8002d60:	431a      	orrs	r2, r3
 8002d62:	4933      	ldr	r1, [pc, #204]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	605a      	str	r2, [r3, #4]
      else
      {
         /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d019      	beq.n	8002db8 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8002d84:	4a2a      	ldr	r2, [pc, #168]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002d9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d9c:	049b      	lsls	r3, r3, #18
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	4923      	ldr	r1, [pc, #140]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	440b      	add	r3, r1
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	e01c      	b.n	8002df2 <HAL_OSPIM_Config+0x61e>
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d018      	beq.n	8002df2 <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8002dc0:	4a1b      	ldr	r2, [pc, #108]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002dd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dd8:	069b      	lsls	r3, r3, #26
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	4914      	ldr	r1, [pc, #80]	; (8002e30 <HAL_OSPIM_Config+0x65c>)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	440b      	add	r3, r1
 8002df0:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8002df2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d005      	beq.n	8002e0a <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <HAL_OSPIM_Config+0x660>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a0c      	ldr	r2, [pc, #48]	; (8002e34 <HAL_OSPIM_Config+0x660>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8002e0a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d005      	beq.n	8002e22 <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8002e16:	4b08      	ldr	r3, [pc, #32]	; (8002e38 <HAL_OSPIM_Config+0x664>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a07      	ldr	r2, [pc, #28]	; (8002e38 <HAL_OSPIM_Config+0x664>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8002e22:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3748      	adds	r7, #72	; 0x48
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	50061c00 	.word	0x50061c00
 8002e34:	a0001000 	.word	0xa0001000
 8002e38:	a0001400 	.word	0xa0001400

08002e3c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8002e4c:	e01a      	b.n	8002e84 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e54:	d016      	beq.n	8002e84 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e56:	f7fd fbbb 	bl	80005d0 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d302      	bcc.n	8002e6c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10b      	bne.n	8002e84 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e72:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e78:	f043 0201 	orr.w	r2, r3, #1
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e00e      	b.n	8002ea2 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6a1a      	ldr	r2, [r3, #32]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	bf14      	ite	ne
 8002e92:	2301      	movne	r3, #1
 8002e94:	2300      	moveq	r3, #0
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d1d6      	bne.n	8002e4e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	; 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ec8:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10a      	bne.n	8002ee8 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d114      	bne.n	8002f1a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002ef8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002f02:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8002f0c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	e013      	b.n	8002f42 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002f22:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8002f2c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002f36:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002f40:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d012      	beq.n	8002f7e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f70:	4319      	orrs	r1, r3
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	430b      	orrs	r3, r1
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	601a      	str	r2, [r3, #0]
                           (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f023 021f 	bic.w	r2, r3, #31
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d009      	beq.n	8002fac <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3a01      	subs	r2, #1
 8002faa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f000 8099 	beq.w	80030e8 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d055      	beq.n	800306a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d01e      	beq.n	8003004 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4b68      	ldr	r3, [pc, #416]	; (800316c <OSPI_ConfigCmd+0x2c0>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	68d1      	ldr	r1, [r2, #12]
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	6952      	ldr	r2, [r2, #20]
 8002fd6:	4311      	orrs	r1, r2
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	6912      	ldr	r2, [r2, #16]
 8002fdc:	4311      	orrs	r1, r2
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	69d2      	ldr	r2, [r2, #28]
 8002fe2:	4311      	orrs	r1, r2
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fe8:	4311      	orrs	r1, r2
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	6a12      	ldr	r2, [r2, #32]
 8002fee:	4311      	orrs	r1, r2
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ff4:	4311      	orrs	r1, r2
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	e028      	b.n	8003056 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800300c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	68d1      	ldr	r1, [r2, #12]
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	6952      	ldr	r2, [r2, #20]
 8003018:	4311      	orrs	r1, r2
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	6912      	ldr	r2, [r2, #16]
 800301e:	4311      	orrs	r1, r2
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	69d2      	ldr	r2, [r2, #28]
 8003024:	4311      	orrs	r1, r2
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800302a:	4311      	orrs	r1, r2
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	6a12      	ldr	r2, [r2, #32]
 8003030:	430a      	orrs	r2, r1
 8003032:	431a      	orrs	r2, r3
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                                cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003040:	d109      	bne.n	8003056 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003046:	2b08      	cmp	r3, #8
 8003048:	d105      	bne.n	8003056 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	6992      	ldr	r2, [r2, #24]
 8003066:	649a      	str	r2, [r3, #72]	; 0x48
 8003068:	e078      	b.n	800315c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306e:	2b00      	cmp	r3, #0
 8003070:	d017      	beq.n	80030a2 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800307a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	68d1      	ldr	r1, [r2, #12]
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	6952      	ldr	r2, [r2, #20]
 8003086:	4311      	orrs	r1, r2
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	6912      	ldr	r2, [r2, #16]
 800308c:	4311      	orrs	r1, r2
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003092:	4311      	orrs	r1, r2
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003098:	430a      	orrs	r2, r1
 800309a:	431a      	orrs	r2, r3
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	e01d      	b.n	80030de <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	68d9      	ldr	r1, [r3, #12]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	4319      	orrs	r1, r3
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	430b      	orrs	r3, r1
 80030ba:	431a      	orrs	r2, r3
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	601a      	str	r2, [r3, #0]
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030c8:	d109      	bne.n	80030de <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d105      	bne.n	80030de <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	e039      	b.n	800315c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d030      	beq.n	8003152 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d017      	beq.n	8003128 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003100:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	69d1      	ldr	r1, [r2, #28]
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800310c:	4311      	orrs	r1, r2
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	6a12      	ldr	r2, [r2, #32]
 8003112:	4311      	orrs	r1, r2
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003118:	4311      	orrs	r1, r2
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800311e:	430a      	orrs	r2, r1
 8003120:	431a      	orrs	r2, r3
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	601a      	str	r2, [r3, #0]
 8003126:	e00e      	b.n	8003146 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	69d9      	ldr	r1, [r3, #28]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	4319      	orrs	r1, r3
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	430b      	orrs	r3, r1
 8003140:	431a      	orrs	r2, r3
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	601a      	str	r2, [r3, #0]
                               (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	6992      	ldr	r2, [r2, #24]
 800314e:	649a      	str	r2, [r3, #72]	; 0x48
 8003150:	e004      	b.n	800315c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2208      	movs	r2, #8
 800315a:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 800315c:	7ffb      	ldrb	r3, [r7, #31]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3724      	adds	r7, #36	; 0x24
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	f0ffc0c0 	.word	0xf0ffc0c0

08003170 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	6039      	str	r1, [r7, #0]
 800317a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8003184:	79fb      	ldrb	r3, [r7, #7]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d005      	beq.n	8003196 <OSPIM_GetConfig+0x26>
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	2b02      	cmp	r3, #2
 800318e:	d802      	bhi.n	8003196 <OSPIM_GetConfig+0x26>
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	75fb      	strb	r3, [r7, #23]
 800319a:	e08e      	b.n	80032ba <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	2200      	movs	r2, #0
 80031ac:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2200      	movs	r2, #0
 80031b2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	2200      	movs	r2, #0
 80031b8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d101      	bne.n	80031c4 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80031c0:	4b41      	ldr	r3, [pc, #260]	; (80032c8 <OSPIM_GetConfig+0x158>)
 80031c2:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80031c4:	2300      	movs	r3, #0
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	e074      	b.n	80032b4 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80031ca:	4a40      	ldr	r2, [pc, #256]	; (80032cc <OSPIM_GetConfig+0x15c>)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4053      	eors	r3, r2
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d103      	bne.n	80031f6 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	f003 0310 	and.w	r3, r3, #16
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00a      	beq.n	8003216 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	4053      	eors	r3, r2
 8003206:	f003 0320 	and.w	r3, r3, #32
 800320a:	2b00      	cmp	r3, #0
 800320c:	d103      	bne.n	8003216 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	4053      	eors	r3, r2
 8003226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d018      	beq.n	8003272 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4053      	eors	r3, r2
 8003246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d111      	bne.n	8003272 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d106      	bne.n	8003266 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	3301      	adds	r3, #1
 800325c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	e005      	b.n	8003272 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3301      	adds	r3, #1
 800326a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d018      	beq.n	80032ae <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4053      	eors	r3, r2
 8003282:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d111      	bne.n	80032ae <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d106      	bne.n	80032a2 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	3301      	adds	r3, #1
 8003298:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	611a      	str	r2, [r3, #16]
 80032a0:	e005      	b.n	80032ae <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	3301      	adds	r3, #1
 80032a6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	3301      	adds	r3, #1
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d987      	bls.n	80031ca <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	04040222 	.word	0x04040222
 80032cc:	50061c00 	.word	0x50061c00

080032d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032d4:	4b0d      	ldr	r3, [pc, #52]	; (800330c <HAL_PWREx_GetVoltageRange+0x3c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e0:	d102      	bne.n	80032e8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80032e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032e6:	e00b      	b.n	8003300 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <HAL_PWREx_GetVoltageRange+0x3c>)
 80032ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f6:	d102      	bne.n	80032fe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80032f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032fc:	e000      	b.n	8003300 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80032fe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003300:	4618      	mov	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	40007000 	.word	0x40007000

08003310 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d141      	bne.n	80033a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800331e:	4b4b      	ldr	r3, [pc, #300]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003326:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800332a:	d131      	bne.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800332c:	4b47      	ldr	r3, [pc, #284]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800332e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003332:	4a46      	ldr	r2, [pc, #280]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003334:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003338:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800333c:	4b43      	ldr	r3, [pc, #268]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003344:	4a41      	ldr	r2, [pc, #260]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003346:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800334a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800334c:	4b40      	ldr	r3, [pc, #256]	; (8003450 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2232      	movs	r2, #50	; 0x32
 8003352:	fb02 f303 	mul.w	r3, r2, r3
 8003356:	4a3f      	ldr	r2, [pc, #252]	; (8003454 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003358:	fba2 2303 	umull	r2, r3, r2, r3
 800335c:	0c9b      	lsrs	r3, r3, #18
 800335e:	3301      	adds	r3, #1
 8003360:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003362:	e002      	b.n	800336a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3b01      	subs	r3, #1
 8003368:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800336a:	4b38      	ldr	r3, [pc, #224]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003376:	d102      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f2      	bne.n	8003364 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800337e:	4b33      	ldr	r3, [pc, #204]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800338a:	d158      	bne.n	800343e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e057      	b.n	8003440 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003390:	4b2e      	ldr	r3, [pc, #184]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003392:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003396:	4a2d      	ldr	r2, [pc, #180]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800339c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80033a0:	e04d      	b.n	800343e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033a8:	d141      	bne.n	800342e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033aa:	4b28      	ldr	r3, [pc, #160]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80033b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033b6:	d131      	bne.n	800341c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033b8:	4b24      	ldr	r3, [pc, #144]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033be:	4a23      	ldr	r2, [pc, #140]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033c8:	4b20      	ldr	r3, [pc, #128]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033d0:	4a1e      	ldr	r2, [pc, #120]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80033d8:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2232      	movs	r2, #50	; 0x32
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	4a1c      	ldr	r2, [pc, #112]	; (8003454 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033e4:	fba2 2303 	umull	r2, r3, r2, r3
 80033e8:	0c9b      	lsrs	r3, r3, #18
 80033ea:	3301      	adds	r3, #1
 80033ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033ee:	e002      	b.n	80033f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033f6:	4b15      	ldr	r3, [pc, #84]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003402:	d102      	bne.n	800340a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f2      	bne.n	80033f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800340a:	4b10      	ldr	r3, [pc, #64]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003416:	d112      	bne.n	800343e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e011      	b.n	8003440 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800341c:	4b0b      	ldr	r3, [pc, #44]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003422:	4a0a      	ldr	r2, [pc, #40]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003428:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800342c:	e007      	b.n	800343e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800342e:	4b07      	ldr	r3, [pc, #28]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003436:	4a05      	ldr	r2, [pc, #20]	; (800344c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003438:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800343c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	40007000 	.word	0x40007000
 8003450:	20001944 	.word	0x20001944
 8003454:	431bde83 	.word	0x431bde83

08003458 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	f000 bc08 	b.w	8003c7c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800346c:	4b96      	ldr	r3, [pc, #600]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 030c 	and.w	r3, r3, #12
 8003474:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003476:	4b94      	ldr	r3, [pc, #592]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 80e4 	beq.w	8003656 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4c>
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2b0c      	cmp	r3, #12
 8003498:	f040 808b 	bne.w	80035b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	f040 8087 	bne.w	80035b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034a4:	4b88      	ldr	r3, [pc, #544]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_RCC_OscConfig+0x64>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e3df      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a1a      	ldr	r2, [r3, #32]
 80034c0:	4b81      	ldr	r3, [pc, #516]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d004      	beq.n	80034d6 <HAL_RCC_OscConfig+0x7e>
 80034cc:	4b7e      	ldr	r3, [pc, #504]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034d4:	e005      	b.n	80034e2 <HAL_RCC_OscConfig+0x8a>
 80034d6:	4b7c      	ldr	r3, [pc, #496]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80034d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034dc:	091b      	lsrs	r3, r3, #4
 80034de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d223      	bcs.n	800352e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 fdcc 	bl	8004088 <RCC_SetFlashLatencyFromMSIRange>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e3c0      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034fa:	4b73      	ldr	r3, [pc, #460]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a72      	ldr	r2, [pc, #456]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003500:	f043 0308 	orr.w	r3, r3, #8
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b70      	ldr	r3, [pc, #448]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	496d      	ldr	r1, [pc, #436]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003514:	4313      	orrs	r3, r2
 8003516:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003518:	4b6b      	ldr	r3, [pc, #428]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	021b      	lsls	r3, r3, #8
 8003526:	4968      	ldr	r1, [pc, #416]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003528:	4313      	orrs	r3, r2
 800352a:	604b      	str	r3, [r1, #4]
 800352c:	e025      	b.n	800357a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800352e:	4b66      	ldr	r3, [pc, #408]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a65      	ldr	r2, [pc, #404]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003534:	f043 0308 	orr.w	r3, r3, #8
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	4b63      	ldr	r3, [pc, #396]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	4960      	ldr	r1, [pc, #384]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003548:	4313      	orrs	r3, r2
 800354a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800354c:	4b5e      	ldr	r3, [pc, #376]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	021b      	lsls	r3, r3, #8
 800355a:	495b      	ldr	r1, [pc, #364]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800355c:	4313      	orrs	r3, r2
 800355e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d109      	bne.n	800357a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	4618      	mov	r0, r3
 800356c:	f000 fd8c 	bl	8004088 <RCC_SetFlashLatencyFromMSIRange>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e380      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800357a:	f000 fcc1 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 800357e:	4602      	mov	r2, r0
 8003580:	4b51      	ldr	r3, [pc, #324]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	4950      	ldr	r1, [pc, #320]	; (80036cc <HAL_RCC_OscConfig+0x274>)
 800358c:	5ccb      	ldrb	r3, [r1, r3]
 800358e:	f003 031f 	and.w	r3, r3, #31
 8003592:	fa22 f303 	lsr.w	r3, r2, r3
 8003596:	4a4e      	ldr	r2, [pc, #312]	; (80036d0 <HAL_RCC_OscConfig+0x278>)
 8003598:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800359a:	4b4e      	ldr	r3, [pc, #312]	; (80036d4 <HAL_RCC_OscConfig+0x27c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fc ffc6 	bl	8000530 <HAL_InitTick>
 80035a4:	4603      	mov	r3, r0
 80035a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d052      	beq.n	8003654 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	e364      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d032      	beq.n	8003620 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035ba:	4b43      	ldr	r3, [pc, #268]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a42      	ldr	r2, [pc, #264]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035c6:	f7fd f803 	bl	80005d0 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035ce:	f7fc ffff 	bl	80005d0 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e34d      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035e0:	4b39      	ldr	r3, [pc, #228]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035ec:	4b36      	ldr	r3, [pc, #216]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a35      	ldr	r2, [pc, #212]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035f2:	f043 0308 	orr.w	r3, r3, #8
 80035f6:	6013      	str	r3, [r2, #0]
 80035f8:	4b33      	ldr	r3, [pc, #204]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	4930      	ldr	r1, [pc, #192]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003606:	4313      	orrs	r3, r2
 8003608:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800360a:	4b2f      	ldr	r3, [pc, #188]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	021b      	lsls	r3, r3, #8
 8003618:	492b      	ldr	r1, [pc, #172]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800361a:	4313      	orrs	r3, r2
 800361c:	604b      	str	r3, [r1, #4]
 800361e:	e01a      	b.n	8003656 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003620:	4b29      	ldr	r3, [pc, #164]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a28      	ldr	r2, [pc, #160]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003626:	f023 0301 	bic.w	r3, r3, #1
 800362a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800362c:	f7fc ffd0 	bl	80005d0 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003634:	f7fc ffcc 	bl	80005d0 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e31a      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f0      	bne.n	8003634 <HAL_RCC_OscConfig+0x1dc>
 8003652:	e000      	b.n	8003656 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003654:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d073      	beq.n	800374a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d005      	beq.n	8003674 <HAL_RCC_OscConfig+0x21c>
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	2b0c      	cmp	r3, #12
 800366c:	d10e      	bne.n	800368c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2b03      	cmp	r3, #3
 8003672:	d10b      	bne.n	800368c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003674:	4b14      	ldr	r3, [pc, #80]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d063      	beq.n	8003748 <HAL_RCC_OscConfig+0x2f0>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d15f      	bne.n	8003748 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e2f7      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003694:	d106      	bne.n	80036a4 <HAL_RCC_OscConfig+0x24c>
 8003696:	4b0c      	ldr	r3, [pc, #48]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a0b      	ldr	r2, [pc, #44]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 800369c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	e025      	b.n	80036f0 <HAL_RCC_OscConfig+0x298>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036ac:	d114      	bne.n	80036d8 <HAL_RCC_OscConfig+0x280>
 80036ae:	4b06      	ldr	r3, [pc, #24]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a05      	ldr	r2, [pc, #20]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80036b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036b8:	6013      	str	r3, [r2, #0]
 80036ba:	4b03      	ldr	r3, [pc, #12]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a02      	ldr	r2, [pc, #8]	; (80036c8 <HAL_RCC_OscConfig+0x270>)
 80036c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c4:	6013      	str	r3, [r2, #0]
 80036c6:	e013      	b.n	80036f0 <HAL_RCC_OscConfig+0x298>
 80036c8:	40021000 	.word	0x40021000
 80036cc:	080086e8 	.word	0x080086e8
 80036d0:	20001944 	.word	0x20001944
 80036d4:	20000000 	.word	0x20000000
 80036d8:	4ba0      	ldr	r3, [pc, #640]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a9f      	ldr	r2, [pc, #636]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80036de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036e2:	6013      	str	r3, [r2, #0]
 80036e4:	4b9d      	ldr	r3, [pc, #628]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a9c      	ldr	r2, [pc, #624]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80036ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d013      	beq.n	8003720 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f8:	f7fc ff6a 	bl	80005d0 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003700:	f7fc ff66 	bl	80005d0 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	; 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e2b4      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003712:	4b92      	ldr	r3, [pc, #584]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x2a8>
 800371e:	e014      	b.n	800374a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003720:	f7fc ff56 	bl	80005d0 <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003726:	e008      	b.n	800373a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003728:	f7fc ff52 	bl	80005d0 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b64      	cmp	r3, #100	; 0x64
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e2a0      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800373a:	4b88      	ldr	r3, [pc, #544]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1f0      	bne.n	8003728 <HAL_RCC_OscConfig+0x2d0>
 8003746:	e000      	b.n	800374a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d060      	beq.n	8003818 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b04      	cmp	r3, #4
 800375a:	d005      	beq.n	8003768 <HAL_RCC_OscConfig+0x310>
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2b0c      	cmp	r3, #12
 8003760:	d119      	bne.n	8003796 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2b02      	cmp	r3, #2
 8003766:	d116      	bne.n	8003796 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003768:	4b7c      	ldr	r3, [pc, #496]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <HAL_RCC_OscConfig+0x328>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e27d      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003780:	4b76      	ldr	r3, [pc, #472]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	061b      	lsls	r3, r3, #24
 800378e:	4973      	ldr	r1, [pc, #460]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003790:	4313      	orrs	r3, r2
 8003792:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003794:	e040      	b.n	8003818 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d023      	beq.n	80037e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800379e:	4b6f      	ldr	r3, [pc, #444]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6e      	ldr	r2, [pc, #440]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037aa:	f7fc ff11 	bl	80005d0 <HAL_GetTick>
 80037ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b0:	e008      	b.n	80037c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b2:	f7fc ff0d 	bl	80005d0 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e25b      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037c4:	4b65      	ldr	r3, [pc, #404]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0f0      	beq.n	80037b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d0:	4b62      	ldr	r3, [pc, #392]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	061b      	lsls	r3, r3, #24
 80037de:	495f      	ldr	r1, [pc, #380]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]
 80037e4:	e018      	b.n	8003818 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037e6:	4b5d      	ldr	r3, [pc, #372]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a5c      	ldr	r2, [pc, #368]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80037ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f2:	f7fc feed 	bl	80005d0 <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037f8:	e008      	b.n	800380c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037fa:	f7fc fee9 	bl	80005d0 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e237      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800380c:	4b53      	ldr	r3, [pc, #332]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1f0      	bne.n	80037fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0308 	and.w	r3, r3, #8
 8003820:	2b00      	cmp	r3, #0
 8003822:	d03c      	beq.n	800389e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01c      	beq.n	8003866 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800382c:	4b4b      	ldr	r3, [pc, #300]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800382e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003832:	4a4a      	ldr	r2, [pc, #296]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003834:	f043 0301 	orr.w	r3, r3, #1
 8003838:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383c:	f7fc fec8 	bl	80005d0 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003844:	f7fc fec4 	bl	80005d0 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e212      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003856:	4b41      	ldr	r3, [pc, #260]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003858:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0ef      	beq.n	8003844 <HAL_RCC_OscConfig+0x3ec>
 8003864:	e01b      	b.n	800389e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003866:	4b3d      	ldr	r3, [pc, #244]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800386c:	4a3b      	ldr	r2, [pc, #236]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800386e:	f023 0301 	bic.w	r3, r3, #1
 8003872:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003876:	f7fc feab 	bl	80005d0 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800387e:	f7fc fea7 	bl	80005d0 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e1f5      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003890:	4b32      	ldr	r3, [pc, #200]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003892:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1ef      	bne.n	800387e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0304 	and.w	r3, r3, #4
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80a6 	beq.w	80039f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ac:	2300      	movs	r3, #0
 80038ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80038b0:	4b2a      	ldr	r3, [pc, #168]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80038b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038bc:	4b27      	ldr	r3, [pc, #156]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c0:	4a26      	ldr	r2, [pc, #152]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c6:	6593      	str	r3, [r2, #88]	; 0x58
 80038c8:	4b24      	ldr	r3, [pc, #144]	; (800395c <HAL_RCC_OscConfig+0x504>)
 80038ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d4:	2301      	movs	r3, #1
 80038d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038d8:	4b21      	ldr	r3, [pc, #132]	; (8003960 <HAL_RCC_OscConfig+0x508>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d118      	bne.n	8003916 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038e4:	4b1e      	ldr	r3, [pc, #120]	; (8003960 <HAL_RCC_OscConfig+0x508>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a1d      	ldr	r2, [pc, #116]	; (8003960 <HAL_RCC_OscConfig+0x508>)
 80038ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038f0:	f7fc fe6e 	bl	80005d0 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f8:	f7fc fe6a 	bl	80005d0 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e1b8      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800390a:	4b15      	ldr	r3, [pc, #84]	; (8003960 <HAL_RCC_OscConfig+0x508>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d108      	bne.n	8003930 <HAL_RCC_OscConfig+0x4d8>
 800391e:	4b0f      	ldr	r3, [pc, #60]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003924:	4a0d      	ldr	r2, [pc, #52]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003926:	f043 0301 	orr.w	r3, r3, #1
 800392a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800392e:	e029      	b.n	8003984 <HAL_RCC_OscConfig+0x52c>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b05      	cmp	r3, #5
 8003936:	d115      	bne.n	8003964 <HAL_RCC_OscConfig+0x50c>
 8003938:	4b08      	ldr	r3, [pc, #32]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800393a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800393e:	4a07      	ldr	r2, [pc, #28]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003940:	f043 0304 	orr.w	r3, r3, #4
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003948:	4b04      	ldr	r3, [pc, #16]	; (800395c <HAL_RCC_OscConfig+0x504>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394e:	4a03      	ldr	r2, [pc, #12]	; (800395c <HAL_RCC_OscConfig+0x504>)
 8003950:	f043 0301 	orr.w	r3, r3, #1
 8003954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003958:	e014      	b.n	8003984 <HAL_RCC_OscConfig+0x52c>
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000
 8003960:	40007000 	.word	0x40007000
 8003964:	4b9d      	ldr	r3, [pc, #628]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800396a:	4a9c      	ldr	r2, [pc, #624]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 800396c:	f023 0301 	bic.w	r3, r3, #1
 8003970:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003974:	4b99      	ldr	r3, [pc, #612]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397a:	4a98      	ldr	r2, [pc, #608]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 800397c:	f023 0304 	bic.w	r3, r3, #4
 8003980:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d016      	beq.n	80039ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800398c:	f7fc fe20 	bl	80005d0 <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003992:	e00a      	b.n	80039aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003994:	f7fc fe1c 	bl	80005d0 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	f241 3288 	movw	r2, #5000	; 0x1388
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e168      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039aa:	4b8c      	ldr	r3, [pc, #560]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 80039ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d0ed      	beq.n	8003994 <HAL_RCC_OscConfig+0x53c>
 80039b8:	e015      	b.n	80039e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ba:	f7fc fe09 	bl	80005d0 <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039c0:	e00a      	b.n	80039d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c2:	f7fc fe05 	bl	80005d0 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e151      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039d8:	4b80      	ldr	r3, [pc, #512]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1ed      	bne.n	80039c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039e6:	7ffb      	ldrb	r3, [r7, #31]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d105      	bne.n	80039f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ec:	4b7b      	ldr	r3, [pc, #492]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 80039ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f0:	4a7a      	ldr	r2, [pc, #488]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 80039f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0320 	and.w	r3, r3, #32
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d03c      	beq.n	8003a7e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d01c      	beq.n	8003a46 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a0c:	4b73      	ldr	r3, [pc, #460]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a12:	4a72      	ldr	r2, [pc, #456]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1c:	f7fc fdd8 	bl	80005d0 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a24:	f7fc fdd4 	bl	80005d0 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e122      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a36:	4b69      	ldr	r3, [pc, #420]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0ef      	beq.n	8003a24 <HAL_RCC_OscConfig+0x5cc>
 8003a44:	e01b      	b.n	8003a7e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a46:	4b65      	ldr	r3, [pc, #404]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a4c:	4a63      	ldr	r2, [pc, #396]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a4e:	f023 0301 	bic.w	r3, r3, #1
 8003a52:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a56:	f7fc fdbb 	bl	80005d0 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a5e:	f7fc fdb7 	bl	80005d0 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e105      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a70:	4b5a      	ldr	r3, [pc, #360]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1ef      	bne.n	8003a5e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80f9 	beq.w	8003c7a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	f040 80cf 	bne.w	8003c30 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a92:	4b52      	ldr	r3, [pc, #328]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f003 0203 	and.w	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d12c      	bne.n	8003b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d123      	bne.n	8003b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ac2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d11b      	bne.n	8003b00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d113      	bne.n	8003b00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae2:	085b      	lsrs	r3, r3, #1
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d109      	bne.n	8003b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	3b01      	subs	r3, #1
 8003afa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d071      	beq.n	8003be4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d068      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003b06:	4b35      	ldr	r3, [pc, #212]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d105      	bne.n	8003b1e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003b12:	4b32      	ldr	r3, [pc, #200]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e0ac      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003b22:	4b2e      	ldr	r3, [pc, #184]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2d      	ldr	r2, [pc, #180]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b2c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b2e:	f7fc fd4f 	bl	80005d0 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b36:	f7fc fd4b 	bl	80005d0 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e099      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b48:	4b24      	ldr	r3, [pc, #144]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1f0      	bne.n	8003b36 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b54:	4b21      	ldr	r3, [pc, #132]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b56:	68da      	ldr	r2, [r3, #12]
 8003b58:	4b21      	ldr	r3, [pc, #132]	; (8003be0 <HAL_RCC_OscConfig+0x788>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b64:	3a01      	subs	r2, #1
 8003b66:	0112      	lsls	r2, r2, #4
 8003b68:	4311      	orrs	r1, r2
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b6e:	0212      	lsls	r2, r2, #8
 8003b70:	4311      	orrs	r1, r2
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003b76:	0852      	lsrs	r2, r2, #1
 8003b78:	3a01      	subs	r2, #1
 8003b7a:	0552      	lsls	r2, r2, #21
 8003b7c:	4311      	orrs	r1, r2
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b82:	0852      	lsrs	r2, r2, #1
 8003b84:	3a01      	subs	r2, #1
 8003b86:	0652      	lsls	r2, r2, #25
 8003b88:	4311      	orrs	r1, r2
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b8e:	06d2      	lsls	r2, r2, #27
 8003b90:	430a      	orrs	r2, r1
 8003b92:	4912      	ldr	r1, [pc, #72]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b98:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a0f      	ldr	r2, [pc, #60]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003b9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ba2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ba4:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	4a0c      	ldr	r2, [pc, #48]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003baa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003bb0:	f7fc fd0e 	bl	80005d0 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb8:	f7fc fd0a 	bl	80005d0 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e058      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bca:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <HAL_RCC_OscConfig+0x784>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bd6:	e050      	b.n	8003c7a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e04f      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003be4:	4b27      	ldr	r3, [pc, #156]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d144      	bne.n	8003c7a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003bf0:	4b24      	ldr	r3, [pc, #144]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a23      	ldr	r2, [pc, #140]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003bf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bfa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bfc:	4b21      	ldr	r3, [pc, #132]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4a20      	ldr	r2, [pc, #128]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c08:	f7fc fce2 	bl	80005d0 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c0e:	e008      	b.n	8003c22 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c10:	f7fc fcde 	bl	80005d0 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b02      	cmp	r3, #2
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e02c      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c22:	4b18      	ldr	r3, [pc, #96]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0f0      	beq.n	8003c10 <HAL_RCC_OscConfig+0x7b8>
 8003c2e:	e024      	b.n	8003c7a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b0c      	cmp	r3, #12
 8003c34:	d01f      	beq.n	8003c76 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c36:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a12      	ldr	r2, [pc, #72]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c42:	f7fc fcc5 	bl	80005d0 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c48:	e008      	b.n	8003c5c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4a:	f7fc fcc1 	bl	80005d0 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e00f      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c5c:	4b09      	ldr	r3, [pc, #36]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1f0      	bne.n	8003c4a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003c68:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	4905      	ldr	r1, [pc, #20]	; (8003c84 <HAL_RCC_OscConfig+0x82c>)
 8003c6e:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <HAL_RCC_OscConfig+0x830>)
 8003c70:	4013      	ands	r3, r2
 8003c72:	60cb      	str	r3, [r1, #12]
 8003c74:	e001      	b.n	8003c7a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e000      	b.n	8003c7c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3720      	adds	r7, #32
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40021000 	.word	0x40021000
 8003c88:	feeefffc 	.word	0xfeeefffc

08003c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e11d      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b90      	ldr	r3, [pc, #576]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 030f 	and.w	r3, r3, #15
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d910      	bls.n	8003cd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b8d      	ldr	r3, [pc, #564]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 020f 	bic.w	r2, r3, #15
 8003cba:	498b      	ldr	r1, [pc, #556]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc2:	4b89      	ldr	r3, [pc, #548]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e105      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d010      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	4b81      	ldr	r3, [pc, #516]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d908      	bls.n	8003d02 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cf0:	4b7e      	ldr	r3, [pc, #504]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	497b      	ldr	r1, [pc, #492]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d079      	beq.n	8003e02 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	d11e      	bne.n	8003d54 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d16:	4b75      	ldr	r3, [pc, #468]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e0dc      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003d26:	f000 fa09 	bl	800413c <RCC_GetSysClockFreqFromPLLSource>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4a70      	ldr	r2, [pc, #448]	; (8003ef0 <HAL_RCC_ClockConfig+0x264>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d946      	bls.n	8003dc0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003d32:	4b6e      	ldr	r3, [pc, #440]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d140      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d3e:	4b6b      	ldr	r3, [pc, #428]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d46:	4a69      	ldr	r2, [pc, #420]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d4e:	2380      	movs	r3, #128	; 0x80
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	e035      	b.n	8003dc0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d107      	bne.n	8003d6c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d5c:	4b63      	ldr	r3, [pc, #396]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d115      	bne.n	8003d94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0b9      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d107      	bne.n	8003d84 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d74:	4b5d      	ldr	r3, [pc, #372]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d109      	bne.n	8003d94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e0ad      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d84:	4b59      	ldr	r3, [pc, #356]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0a5      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003d94:	f000 f8b4 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	4a55      	ldr	r2, [pc, #340]	; (8003ef0 <HAL_RCC_ClockConfig+0x264>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d90f      	bls.n	8003dc0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003da0:	4b52      	ldr	r3, [pc, #328]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d109      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003dac:	4b4f      	ldr	r3, [pc, #316]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003db4:	4a4d      	ldr	r2, [pc, #308]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003db6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dba:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dc0:	4b4a      	ldr	r3, [pc, #296]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f023 0203 	bic.w	r2, r3, #3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	4947      	ldr	r1, [pc, #284]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd2:	f7fc fbfd 	bl	80005d0 <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd8:	e00a      	b.n	8003df0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dda:	f7fc fbf9 	bl	80005d0 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e077      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df0:	4b3e      	ldr	r3, [pc, #248]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 020c 	and.w	r2, r3, #12
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d1eb      	bne.n	8003dda <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b80      	cmp	r3, #128	; 0x80
 8003e06:	d105      	bne.n	8003e14 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e08:	4b38      	ldr	r3, [pc, #224]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	4a37      	ldr	r2, [pc, #220]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e12:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d010      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	4b31      	ldr	r3, [pc, #196]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d208      	bcs.n	8003e42 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e30:	4b2e      	ldr	r3, [pc, #184]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	492b      	ldr	r1, [pc, #172]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e42:	4b29      	ldr	r3, [pc, #164]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d210      	bcs.n	8003e72 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e50:	4b25      	ldr	r3, [pc, #148]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f023 020f 	bic.w	r2, r3, #15
 8003e58:	4923      	ldr	r1, [pc, #140]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e60:	4b21      	ldr	r3, [pc, #132]	; (8003ee8 <HAL_RCC_ClockConfig+0x25c>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 030f 	and.w	r3, r3, #15
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e036      	b.n	8003ee0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e7e:	4b1b      	ldr	r3, [pc, #108]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	4918      	ldr	r1, [pc, #96]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d009      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e9c:	4b13      	ldr	r3, [pc, #76]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	4910      	ldr	r1, [pc, #64]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003eb0:	f000 f826 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <HAL_RCC_ClockConfig+0x260>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	091b      	lsrs	r3, r3, #4
 8003ebc:	f003 030f 	and.w	r3, r3, #15
 8003ec0:	490c      	ldr	r1, [pc, #48]	; (8003ef4 <HAL_RCC_ClockConfig+0x268>)
 8003ec2:	5ccb      	ldrb	r3, [r1, r3]
 8003ec4:	f003 031f 	and.w	r3, r3, #31
 8003ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ecc:	4a0a      	ldr	r2, [pc, #40]	; (8003ef8 <HAL_RCC_ClockConfig+0x26c>)
 8003ece:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <HAL_RCC_ClockConfig+0x270>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7fc fb2b 	bl	8000530 <HAL_InitTick>
 8003eda:	4603      	mov	r3, r0
 8003edc:	73fb      	strb	r3, [r7, #15]

  return status;
 8003ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3718      	adds	r7, #24
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40022000 	.word	0x40022000
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	04c4b400 	.word	0x04c4b400
 8003ef4:	080086e8 	.word	0x080086e8
 8003ef8:	20001944 	.word	0x20001944
 8003efc:	20000000 	.word	0x20000000

08003f00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b089      	sub	sp, #36	; 0x24
 8003f04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	61fb      	str	r3, [r7, #28]
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f0e:	4b3e      	ldr	r3, [pc, #248]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 030c 	and.w	r3, r3, #12
 8003f16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f18:	4b3b      	ldr	r3, [pc, #236]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d005      	beq.n	8003f34 <HAL_RCC_GetSysClockFreq+0x34>
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	2b0c      	cmp	r3, #12
 8003f2c:	d121      	bne.n	8003f72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d11e      	bne.n	8003f72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f34:	4b34      	ldr	r3, [pc, #208]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d107      	bne.n	8003f50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f40:	4b31      	ldr	r3, [pc, #196]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f46:	0a1b      	lsrs	r3, r3, #8
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	61fb      	str	r3, [r7, #28]
 8003f4e:	e005      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f50:	4b2d      	ldr	r3, [pc, #180]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f5c:	4a2b      	ldr	r2, [pc, #172]	; (800400c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10d      	bne.n	8003f88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f70:	e00a      	b.n	8003f88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d102      	bne.n	8003f7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f78:	4b25      	ldr	r3, [pc, #148]	; (8004010 <HAL_RCC_GetSysClockFreq+0x110>)
 8003f7a:	61bb      	str	r3, [r7, #24]
 8003f7c:	e004      	b.n	8003f88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d101      	bne.n	8003f88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f84:	4b23      	ldr	r3, [pc, #140]	; (8004014 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	2b0c      	cmp	r3, #12
 8003f8c:	d134      	bne.n	8003ff8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f8e:	4b1e      	ldr	r3, [pc, #120]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d003      	beq.n	8003fa6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2b03      	cmp	r3, #3
 8003fa2:	d003      	beq.n	8003fac <HAL_RCC_GetSysClockFreq+0xac>
 8003fa4:	e005      	b.n	8003fb2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003fa6:	4b1a      	ldr	r3, [pc, #104]	; (8004010 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fa8:	617b      	str	r3, [r7, #20]
      break;
 8003faa:	e005      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003fac:	4b19      	ldr	r3, [pc, #100]	; (8004014 <HAL_RCC_GetSysClockFreq+0x114>)
 8003fae:	617b      	str	r3, [r7, #20]
      break;
 8003fb0:	e002      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	617b      	str	r3, [r7, #20]
      break;
 8003fb6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fb8:	4b13      	ldr	r3, [pc, #76]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fc6:	4b10      	ldr	r3, [pc, #64]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	0a1b      	lsrs	r3, r3, #8
 8003fcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	fb03 f202 	mul.w	r2, r3, r2
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fdc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fde:	4b0a      	ldr	r3, [pc, #40]	; (8004008 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	0e5b      	lsrs	r3, r3, #25
 8003fe4:	f003 0303 	and.w	r3, r3, #3
 8003fe8:	3301      	adds	r3, #1
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ff8:	69bb      	ldr	r3, [r7, #24]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3724      	adds	r7, #36	; 0x24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40021000 	.word	0x40021000
 800400c:	08008700 	.word	0x08008700
 8004010:	00f42400 	.word	0x00f42400
 8004014:	007a1200 	.word	0x007a1200

08004018 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <HAL_RCC_GetHCLKFreq+0x14>)
 800401e:	681b      	ldr	r3, [r3, #0]
}
 8004020:	4618      	mov	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20001944 	.word	0x20001944

08004030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004034:	f7ff fff0 	bl	8004018 <HAL_RCC_GetHCLKFreq>
 8004038:	4602      	mov	r2, r0
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <HAL_RCC_GetPCLK1Freq+0x24>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	4904      	ldr	r1, [pc, #16]	; (8004058 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004046:	5ccb      	ldrb	r3, [r1, r3]
 8004048:	f003 031f 	and.w	r3, r3, #31
 800404c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004050:	4618      	mov	r0, r3
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000
 8004058:	080086f8 	.word	0x080086f8

0800405c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004060:	f7ff ffda 	bl	8004018 <HAL_RCC_GetHCLKFreq>
 8004064:	4602      	mov	r2, r0
 8004066:	4b06      	ldr	r3, [pc, #24]	; (8004080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	0adb      	lsrs	r3, r3, #11
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	4904      	ldr	r1, [pc, #16]	; (8004084 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004072:	5ccb      	ldrb	r3, [r1, r3]
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40021000 	.word	0x40021000
 8004084:	080086f8 	.word	0x080086f8

08004088 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004090:	2300      	movs	r3, #0
 8004092:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004094:	4b27      	ldr	r3, [pc, #156]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040a0:	f7ff f916 	bl	80032d0 <HAL_PWREx_GetVoltageRange>
 80040a4:	6178      	str	r0, [r7, #20]
 80040a6:	e014      	b.n	80040d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040a8:	4b22      	ldr	r3, [pc, #136]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80040aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ac:	4a21      	ldr	r2, [pc, #132]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80040ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040b2:	6593      	str	r3, [r2, #88]	; 0x58
 80040b4:	4b1f      	ldr	r3, [pc, #124]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80040b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80040c0:	f7ff f906 	bl	80032d0 <HAL_PWREx_GetVoltageRange>
 80040c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80040c6:	4b1b      	ldr	r3, [pc, #108]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80040c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ca:	4a1a      	ldr	r2, [pc, #104]	; (8004134 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80040cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040d8:	d10b      	bne.n	80040f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b80      	cmp	r3, #128	; 0x80
 80040de:	d913      	bls.n	8004108 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2ba0      	cmp	r3, #160	; 0xa0
 80040e4:	d902      	bls.n	80040ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80040e6:	2302      	movs	r3, #2
 80040e8:	613b      	str	r3, [r7, #16]
 80040ea:	e00d      	b.n	8004108 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80040ec:	2301      	movs	r3, #1
 80040ee:	613b      	str	r3, [r7, #16]
 80040f0:	e00a      	b.n	8004108 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b7f      	cmp	r3, #127	; 0x7f
 80040f6:	d902      	bls.n	80040fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80040f8:	2302      	movs	r3, #2
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	e004      	b.n	8004108 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b70      	cmp	r3, #112	; 0x70
 8004102:	d101      	bne.n	8004108 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004104:	2301      	movs	r3, #1
 8004106:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004108:	4b0b      	ldr	r3, [pc, #44]	; (8004138 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 020f 	bic.w	r2, r3, #15
 8004110:	4909      	ldr	r1, [pc, #36]	; (8004138 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004118:	4b07      	ldr	r3, [pc, #28]	; (8004138 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 030f 	and.w	r3, r3, #15
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	429a      	cmp	r2, r3
 8004124:	d001      	beq.n	800412a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40021000 	.word	0x40021000
 8004138:	40022000 	.word	0x40022000

0800413c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800413c:	b480      	push	{r7}
 800413e:	b087      	sub	sp, #28
 8004140:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004142:	4b2d      	ldr	r3, [pc, #180]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d00b      	beq.n	800416a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b03      	cmp	r3, #3
 8004156:	d825      	bhi.n	80041a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d008      	beq.n	8004170 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b02      	cmp	r3, #2
 8004162:	d11f      	bne.n	80041a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004164:	4b25      	ldr	r3, [pc, #148]	; (80041fc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004166:	613b      	str	r3, [r7, #16]
    break;
 8004168:	e01f      	b.n	80041aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800416a:	4b25      	ldr	r3, [pc, #148]	; (8004200 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800416c:	613b      	str	r3, [r7, #16]
    break;
 800416e:	e01c      	b.n	80041aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004170:	4b21      	ldr	r3, [pc, #132]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d107      	bne.n	800418c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800417c:	4b1e      	ldr	r3, [pc, #120]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800417e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004182:	0a1b      	lsrs	r3, r3, #8
 8004184:	f003 030f 	and.w	r3, r3, #15
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	e005      	b.n	8004198 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800418c:	4b1a      	ldr	r3, [pc, #104]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004198:	4a1a      	ldr	r2, [pc, #104]	; (8004204 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a0:	613b      	str	r3, [r7, #16]
    break;
 80041a2:	e002      	b.n	80041aa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80041a4:	2300      	movs	r3, #0
 80041a6:	613b      	str	r3, [r7, #16]
    break;
 80041a8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041aa:	4b13      	ldr	r3, [pc, #76]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	f003 030f 	and.w	r3, r3, #15
 80041b4:	3301      	adds	r3, #1
 80041b6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041b8:	4b0f      	ldr	r3, [pc, #60]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	0a1b      	lsrs	r3, r3, #8
 80041be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	fb03 f202 	mul.w	r2, r3, r2
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ce:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041d0:	4b09      	ldr	r3, [pc, #36]	; (80041f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	0e5b      	lsrs	r3, r3, #25
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	3301      	adds	r3, #1
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80041ea:	683b      	ldr	r3, [r7, #0]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	371c      	adds	r7, #28
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	40021000 	.word	0x40021000
 80041fc:	00f42400 	.word	0x00f42400
 8004200:	007a1200 	.word	0x007a1200
 8004204:	08008700 	.word	0x08008700

08004208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004210:	2300      	movs	r3, #0
 8004212:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004214:	2300      	movs	r3, #0
 8004216:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004220:	2b00      	cmp	r3, #0
 8004222:	d040      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004228:	2b80      	cmp	r3, #128	; 0x80
 800422a:	d02a      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800422c:	2b80      	cmp	r3, #128	; 0x80
 800422e:	d825      	bhi.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004230:	2b60      	cmp	r3, #96	; 0x60
 8004232:	d026      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004234:	2b60      	cmp	r3, #96	; 0x60
 8004236:	d821      	bhi.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004238:	2b40      	cmp	r3, #64	; 0x40
 800423a:	d006      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800423c:	2b40      	cmp	r3, #64	; 0x40
 800423e:	d81d      	bhi.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d009      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004244:	2b20      	cmp	r3, #32
 8004246:	d010      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004248:	e018      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800424a:	4b89      	ldr	r3, [pc, #548]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	4a88      	ldr	r2, [pc, #544]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004254:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004256:	e015      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	3304      	adds	r3, #4
 800425c:	2100      	movs	r1, #0
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fb02 	bl	8004868 <RCCEx_PLLSAI1_Config>
 8004264:	4603      	mov	r3, r0
 8004266:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004268:	e00c      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3320      	adds	r3, #32
 800426e:	2100      	movs	r1, #0
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fbed 	bl	8004a50 <RCCEx_PLLSAI2_Config>
 8004276:	4603      	mov	r3, r0
 8004278:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800427a:	e003      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	74fb      	strb	r3, [r7, #19]
      break;
 8004280:	e000      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004282:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004284:	7cfb      	ldrb	r3, [r7, #19]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10b      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800428a:	4b79      	ldr	r3, [pc, #484]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800428c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004290:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004298:	4975      	ldr	r1, [pc, #468]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800429a:	4313      	orrs	r3, r2
 800429c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80042a0:	e001      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d047      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ba:	d030      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c0:	d82a      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80042c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042c6:	d02a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80042c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042cc:	d824      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80042ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d2:	d008      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80042d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d8:	d81e      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80042de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e2:	d010      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80042e4:	e018      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042e6:	4b62      	ldr	r3, [pc, #392]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	4a61      	ldr	r2, [pc, #388]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042f2:	e015      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3304      	adds	r3, #4
 80042f8:	2100      	movs	r1, #0
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 fab4 	bl	8004868 <RCCEx_PLLSAI1_Config>
 8004300:	4603      	mov	r3, r0
 8004302:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004304:	e00c      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3320      	adds	r3, #32
 800430a:	2100      	movs	r1, #0
 800430c:	4618      	mov	r0, r3
 800430e:	f000 fb9f 	bl	8004a50 <RCCEx_PLLSAI2_Config>
 8004312:	4603      	mov	r3, r0
 8004314:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004316:	e003      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	74fb      	strb	r3, [r7, #19]
      break;
 800431c:	e000      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800431e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004320:	7cfb      	ldrb	r3, [r7, #19]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10b      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004326:	4b52      	ldr	r3, [pc, #328]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004328:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800432c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	494e      	ldr	r1, [pc, #312]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800433c:	e001      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433e:	7cfb      	ldrb	r3, [r7, #19]
 8004340:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434a:	2b00      	cmp	r3, #0
 800434c:	f000 809f 	beq.w	800448e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004350:	2300      	movs	r3, #0
 8004352:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004354:	4b46      	ldr	r3, [pc, #280]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d101      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004364:	2300      	movs	r3, #0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00d      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800436a:	4b41      	ldr	r3, [pc, #260]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800436c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436e:	4a40      	ldr	r2, [pc, #256]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004374:	6593      	str	r3, [r2, #88]	; 0x58
 8004376:	4b3e      	ldr	r3, [pc, #248]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800437a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437e:	60bb      	str	r3, [r7, #8]
 8004380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004382:	2301      	movs	r3, #1
 8004384:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004386:	4b3b      	ldr	r3, [pc, #236]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a3a      	ldr	r2, [pc, #232]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800438c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004390:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004392:	f7fc f91d 	bl	80005d0 <HAL_GetTick>
 8004396:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004398:	e009      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800439a:	f7fc f919 	bl	80005d0 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d902      	bls.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	74fb      	strb	r3, [r7, #19]
        break;
 80043ac:	e005      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043ae:	4b31      	ldr	r3, [pc, #196]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0ef      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80043ba:	7cfb      	ldrb	r3, [r7, #19]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d15b      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043c0:	4b2b      	ldr	r3, [pc, #172]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ca:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d01f      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d019      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043de:	4b24      	ldr	r3, [pc, #144]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043ea:	4b21      	ldr	r3, [pc, #132]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f0:	4a1f      	ldr	r2, [pc, #124]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043fa:	4b1d      	ldr	r3, [pc, #116]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004400:	4a1b      	ldr	r2, [pc, #108]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004406:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800440a:	4a19      	ldr	r2, [pc, #100]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	2b00      	cmp	r3, #0
 800441a:	d016      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800441c:	f7fc f8d8 	bl	80005d0 <HAL_GetTick>
 8004420:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004422:	e00b      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004424:	f7fc f8d4 	bl	80005d0 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d902      	bls.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	74fb      	strb	r3, [r7, #19]
            break;
 800443a:	e006      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800443c:	4b0c      	ldr	r3, [pc, #48]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800443e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0ec      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800444a:	7cfb      	ldrb	r3, [r7, #19]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10c      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004456:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004460:	4903      	ldr	r1, [pc, #12]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004462:	4313      	orrs	r3, r2
 8004464:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004468:	e008      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800446a:	7cfb      	ldrb	r3, [r7, #19]
 800446c:	74bb      	strb	r3, [r7, #18]
 800446e:	e005      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004470:	40021000 	.word	0x40021000
 8004474:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004478:	7cfb      	ldrb	r3, [r7, #19]
 800447a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800447c:	7c7b      	ldrb	r3, [r7, #17]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d105      	bne.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004482:	4ba0      	ldr	r3, [pc, #640]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004486:	4a9f      	ldr	r2, [pc, #636]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004488:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800448c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800449a:	4b9a      	ldr	r3, [pc, #616]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800449c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a0:	f023 0203 	bic.w	r2, r3, #3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a8:	4996      	ldr	r1, [pc, #600]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00a      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044bc:	4b91      	ldr	r3, [pc, #580]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c2:	f023 020c 	bic.w	r2, r3, #12
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ca:	498e      	ldr	r1, [pc, #568]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044de:	4b89      	ldr	r3, [pc, #548]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ec:	4985      	ldr	r1, [pc, #532]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00a      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004500:	4b80      	ldr	r3, [pc, #512]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004506:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800450e:	497d      	ldr	r1, [pc, #500]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0310 	and.w	r3, r3, #16
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004522:	4b78      	ldr	r3, [pc, #480]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004528:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004530:	4974      	ldr	r1, [pc, #464]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004532:	4313      	orrs	r3, r2
 8004534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00a      	beq.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004544:	4b6f      	ldr	r3, [pc, #444]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004552:	496c      	ldr	r1, [pc, #432]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004554:	4313      	orrs	r3, r2
 8004556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00a      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004566:	4b67      	ldr	r3, [pc, #412]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800456c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004574:	4963      	ldr	r1, [pc, #396]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004588:	4b5e      	ldr	r3, [pc, #376]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004596:	495b      	ldr	r1, [pc, #364]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045aa:	4b56      	ldr	r3, [pc, #344]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b8:	4952      	ldr	r1, [pc, #328]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00a      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045cc:	4b4d      	ldr	r3, [pc, #308]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045da:	494a      	ldr	r1, [pc, #296]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00a      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045ee:	4b45      	ldr	r3, [pc, #276]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fc:	4941      	ldr	r1, [pc, #260]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004610:	4b3c      	ldr	r3, [pc, #240]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004612:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004616:	f023 0203 	bic.w	r2, r3, #3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800461e:	4939      	ldr	r1, [pc, #228]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004620:	4313      	orrs	r3, r2
 8004622:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d028      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004632:	4b34      	ldr	r3, [pc, #208]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004638:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004640:	4930      	ldr	r1, [pc, #192]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004642:	4313      	orrs	r3, r2
 8004644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800464c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004650:	d106      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004652:	4b2c      	ldr	r3, [pc, #176]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	4a2b      	ldr	r2, [pc, #172]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004658:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800465c:	60d3      	str	r3, [r2, #12]
 800465e:	e011      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004664:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004668:	d10c      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3304      	adds	r3, #4
 800466e:	2101      	movs	r1, #1
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f8f9 	bl	8004868 <RCCEx_PLLSAI1_Config>
 8004676:	4603      	mov	r3, r0
 8004678:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800467a:	7cfb      	ldrb	r3, [r7, #19]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004680:	7cfb      	ldrb	r3, [r7, #19]
 8004682:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d04d      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004698:	d108      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800469a:	4b1a      	ldr	r3, [pc, #104]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800469c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046a0:	4a18      	ldr	r2, [pc, #96]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046a6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80046aa:	e012      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80046ac:	4b15      	ldr	r3, [pc, #84]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046b2:	4a14      	ldr	r2, [pc, #80]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046b8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80046bc:	4b11      	ldr	r3, [pc, #68]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046ca:	490e      	ldr	r1, [pc, #56]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046da:	d106      	bne.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046dc:	4b09      	ldr	r3, [pc, #36]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4a08      	ldr	r2, [pc, #32]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e6:	60d3      	str	r3, [r2, #12]
 80046e8:	e020      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046f2:	d109      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046f4:	4b03      	ldr	r3, [pc, #12]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	4a02      	ldr	r2, [pc, #8]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046fe:	60d3      	str	r3, [r2, #12]
 8004700:	e014      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800470c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004710:	d10c      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3304      	adds	r3, #4
 8004716:	2101      	movs	r1, #1
 8004718:	4618      	mov	r0, r3
 800471a:	f000 f8a5 	bl	8004868 <RCCEx_PLLSAI1_Config>
 800471e:	4603      	mov	r3, r0
 8004720:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004722:	7cfb      	ldrb	r3, [r7, #19]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d028      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004738:	4b4a      	ldr	r3, [pc, #296]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800473e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004746:	4947      	ldr	r1, [pc, #284]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004752:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004756:	d106      	bne.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004758:	4b42      	ldr	r3, [pc, #264]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	4a41      	ldr	r2, [pc, #260]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800475e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004762:	60d3      	str	r3, [r2, #12]
 8004764:	e011      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800476a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800476e:	d10c      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	3304      	adds	r3, #4
 8004774:	2101      	movs	r1, #1
 8004776:	4618      	mov	r0, r3
 8004778:	f000 f876 	bl	8004868 <RCCEx_PLLSAI1_Config>
 800477c:	4603      	mov	r3, r0
 800477e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004780:	7cfb      	ldrb	r3, [r7, #19]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004786:	7cfb      	ldrb	r3, [r7, #19]
 8004788:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d01e      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004796:	4b33      	ldr	r3, [pc, #204]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047a6:	492f      	ldr	r1, [pc, #188]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	3304      	adds	r3, #4
 80047be:	2102      	movs	r1, #2
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 f851 	bl	8004868 <RCCEx_PLLSAI1_Config>
 80047c6:	4603      	mov	r3, r0
 80047c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d001      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00b      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047e0:	4b20      	ldr	r3, [pc, #128]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80047e6:	f023 0204 	bic.w	r2, r3, #4
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047f0:	491c      	ldr	r1, [pc, #112]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00b      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004804:	4b17      	ldr	r3, [pc, #92]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004806:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800480a:	f023 0218 	bic.w	r2, r3, #24
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004814:	4913      	ldr	r1, [pc, #76]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004816:	4313      	orrs	r3, r2
 8004818:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d017      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004828:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800482a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800482e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004838:	490a      	ldr	r1, [pc, #40]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800483a:	4313      	orrs	r3, r2
 800483c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004846:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800484a:	d105      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	4a04      	ldr	r2, [pc, #16]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004856:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004858:	7cbb      	ldrb	r3, [r7, #18]
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000

08004868 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004876:	4b72      	ldr	r3, [pc, #456]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00e      	beq.n	80048a0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004882:	4b6f      	ldr	r3, [pc, #444]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0203 	and.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d103      	bne.n	800489a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
       ||
 8004896:	2b00      	cmp	r3, #0
 8004898:	d142      	bne.n	8004920 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	73fb      	strb	r3, [r7, #15]
 800489e:	e03f      	b.n	8004920 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b03      	cmp	r3, #3
 80048a6:	d018      	beq.n	80048da <RCCEx_PLLSAI1_Config+0x72>
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d825      	bhi.n	80048f8 <RCCEx_PLLSAI1_Config+0x90>
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d002      	beq.n	80048b6 <RCCEx_PLLSAI1_Config+0x4e>
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d009      	beq.n	80048c8 <RCCEx_PLLSAI1_Config+0x60>
 80048b4:	e020      	b.n	80048f8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048b6:	4b62      	ldr	r3, [pc, #392]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d11d      	bne.n	80048fe <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048c6:	e01a      	b.n	80048fe <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048c8:	4b5d      	ldr	r3, [pc, #372]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d116      	bne.n	8004902 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048d8:	e013      	b.n	8004902 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048da:	4b59      	ldr	r3, [pc, #356]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10f      	bne.n	8004906 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048e6:	4b56      	ldr	r3, [pc, #344]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d109      	bne.n	8004906 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048f6:	e006      	b.n	8004906 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      break;
 80048fc:	e004      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80048fe:	bf00      	nop
 8004900:	e002      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004902:	bf00      	nop
 8004904:	e000      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004906:	bf00      	nop
    }

    if(status == HAL_OK)
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d108      	bne.n	8004920 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800490e:	4b4c      	ldr	r3, [pc, #304]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f023 0203 	bic.w	r2, r3, #3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4949      	ldr	r1, [pc, #292]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 800491c:	4313      	orrs	r3, r2
 800491e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004920:	7bfb      	ldrb	r3, [r7, #15]
 8004922:	2b00      	cmp	r3, #0
 8004924:	f040 8086 	bne.w	8004a34 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004928:	4b45      	ldr	r3, [pc, #276]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a44      	ldr	r2, [pc, #272]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 800492e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004932:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004934:	f7fb fe4c 	bl	80005d0 <HAL_GetTick>
 8004938:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800493a:	e009      	b.n	8004950 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800493c:	f7fb fe48 	bl	80005d0 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d902      	bls.n	8004950 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	73fb      	strb	r3, [r7, #15]
        break;
 800494e:	e005      	b.n	800495c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004950:	4b3b      	ldr	r3, [pc, #236]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1ef      	bne.n	800493c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d168      	bne.n	8004a34 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d113      	bne.n	8004990 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004968:	4b35      	ldr	r3, [pc, #212]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	4b35      	ldr	r3, [pc, #212]	; (8004a44 <RCCEx_PLLSAI1_Config+0x1dc>)
 800496e:	4013      	ands	r3, r2
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6892      	ldr	r2, [r2, #8]
 8004974:	0211      	lsls	r1, r2, #8
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	68d2      	ldr	r2, [r2, #12]
 800497a:	06d2      	lsls	r2, r2, #27
 800497c:	4311      	orrs	r1, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6852      	ldr	r2, [r2, #4]
 8004982:	3a01      	subs	r2, #1
 8004984:	0112      	lsls	r2, r2, #4
 8004986:	430a      	orrs	r2, r1
 8004988:	492d      	ldr	r1, [pc, #180]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 800498a:	4313      	orrs	r3, r2
 800498c:	610b      	str	r3, [r1, #16]
 800498e:	e02d      	b.n	80049ec <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d115      	bne.n	80049c2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004996:	4b2a      	ldr	r3, [pc, #168]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	4b2b      	ldr	r3, [pc, #172]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499c:	4013      	ands	r3, r2
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	6892      	ldr	r2, [r2, #8]
 80049a2:	0211      	lsls	r1, r2, #8
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6912      	ldr	r2, [r2, #16]
 80049a8:	0852      	lsrs	r2, r2, #1
 80049aa:	3a01      	subs	r2, #1
 80049ac:	0552      	lsls	r2, r2, #21
 80049ae:	4311      	orrs	r1, r2
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6852      	ldr	r2, [r2, #4]
 80049b4:	3a01      	subs	r2, #1
 80049b6:	0112      	lsls	r2, r2, #4
 80049b8:	430a      	orrs	r2, r1
 80049ba:	4921      	ldr	r1, [pc, #132]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	610b      	str	r3, [r1, #16]
 80049c0:	e014      	b.n	80049ec <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049c2:	4b1f      	ldr	r3, [pc, #124]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049c4:	691a      	ldr	r2, [r3, #16]
 80049c6:	4b21      	ldr	r3, [pc, #132]	; (8004a4c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6892      	ldr	r2, [r2, #8]
 80049ce:	0211      	lsls	r1, r2, #8
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6952      	ldr	r2, [r2, #20]
 80049d4:	0852      	lsrs	r2, r2, #1
 80049d6:	3a01      	subs	r2, #1
 80049d8:	0652      	lsls	r2, r2, #25
 80049da:	4311      	orrs	r1, r2
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	6852      	ldr	r2, [r2, #4]
 80049e0:	3a01      	subs	r2, #1
 80049e2:	0112      	lsls	r2, r2, #4
 80049e4:	430a      	orrs	r2, r1
 80049e6:	4916      	ldr	r1, [pc, #88]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049ec:	4b14      	ldr	r3, [pc, #80]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a13      	ldr	r2, [pc, #76]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f8:	f7fb fdea 	bl	80005d0 <HAL_GetTick>
 80049fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049fe:	e009      	b.n	8004a14 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a00:	f7fb fde6 	bl	80005d0 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d902      	bls.n	8004a14 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	73fb      	strb	r3, [r7, #15]
          break;
 8004a12:	e005      	b.n	8004a20 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a14:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0ef      	beq.n	8004a00 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004a20:	7bfb      	ldrb	r3, [r7, #15]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a26:	4b06      	ldr	r3, [pc, #24]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	4904      	ldr	r1, [pc, #16]	; (8004a40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	40021000 	.word	0x40021000
 8004a44:	07ff800f 	.word	0x07ff800f
 8004a48:	ff9f800f 	.word	0xff9f800f
 8004a4c:	f9ff800f 	.word	0xf9ff800f

08004a50 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a5e:	4b72      	ldr	r3, [pc, #456]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00e      	beq.n	8004a88 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a6a:	4b6f      	ldr	r3, [pc, #444]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	f003 0203 	and.w	r2, r3, #3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d103      	bne.n	8004a82 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
       ||
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d142      	bne.n	8004b08 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	e03f      	b.n	8004b08 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	d018      	beq.n	8004ac2 <RCCEx_PLLSAI2_Config+0x72>
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d825      	bhi.n	8004ae0 <RCCEx_PLLSAI2_Config+0x90>
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d002      	beq.n	8004a9e <RCCEx_PLLSAI2_Config+0x4e>
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d009      	beq.n	8004ab0 <RCCEx_PLLSAI2_Config+0x60>
 8004a9c:	e020      	b.n	8004ae0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a9e:	4b62      	ldr	r3, [pc, #392]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d11d      	bne.n	8004ae6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aae:	e01a      	b.n	8004ae6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ab0:	4b5d      	ldr	r3, [pc, #372]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d116      	bne.n	8004aea <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac0:	e013      	b.n	8004aea <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ac2:	4b59      	ldr	r3, [pc, #356]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ace:	4b56      	ldr	r3, [pc, #344]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ade:	e006      	b.n	8004aee <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae4:	e004      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004ae6:	bf00      	nop
 8004ae8:	e002      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004aea:	bf00      	nop
 8004aec:	e000      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004aee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d108      	bne.n	8004b08 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004af6:	4b4c      	ldr	r3, [pc, #304]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4949      	ldr	r1, [pc, #292]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f040 8086 	bne.w	8004c1c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b10:	4b45      	ldr	r3, [pc, #276]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a44      	ldr	r2, [pc, #272]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b1c:	f7fb fd58 	bl	80005d0 <HAL_GetTick>
 8004b20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b22:	e009      	b.n	8004b38 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b24:	f7fb fd54 	bl	80005d0 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d902      	bls.n	8004b38 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	73fb      	strb	r3, [r7, #15]
        break;
 8004b36:	e005      	b.n	8004b44 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b38:	4b3b      	ldr	r3, [pc, #236]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ef      	bne.n	8004b24 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d168      	bne.n	8004c1c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d113      	bne.n	8004b78 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b50:	4b35      	ldr	r3, [pc, #212]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b52:	695a      	ldr	r2, [r3, #20]
 8004b54:	4b35      	ldr	r3, [pc, #212]	; (8004c2c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004b56:	4013      	ands	r3, r2
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6892      	ldr	r2, [r2, #8]
 8004b5c:	0211      	lsls	r1, r2, #8
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	68d2      	ldr	r2, [r2, #12]
 8004b62:	06d2      	lsls	r2, r2, #27
 8004b64:	4311      	orrs	r1, r2
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	6852      	ldr	r2, [r2, #4]
 8004b6a:	3a01      	subs	r2, #1
 8004b6c:	0112      	lsls	r2, r2, #4
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	492d      	ldr	r1, [pc, #180]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	614b      	str	r3, [r1, #20]
 8004b76:	e02d      	b.n	8004bd4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d115      	bne.n	8004baa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b7e:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b80:	695a      	ldr	r2, [r3, #20]
 8004b82:	4b2b      	ldr	r3, [pc, #172]	; (8004c30 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6892      	ldr	r2, [r2, #8]
 8004b8a:	0211      	lsls	r1, r2, #8
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6912      	ldr	r2, [r2, #16]
 8004b90:	0852      	lsrs	r2, r2, #1
 8004b92:	3a01      	subs	r2, #1
 8004b94:	0552      	lsls	r2, r2, #21
 8004b96:	4311      	orrs	r1, r2
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6852      	ldr	r2, [r2, #4]
 8004b9c:	3a01      	subs	r2, #1
 8004b9e:	0112      	lsls	r2, r2, #4
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	4921      	ldr	r1, [pc, #132]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	614b      	str	r3, [r1, #20]
 8004ba8:	e014      	b.n	8004bd4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004baa:	4b1f      	ldr	r3, [pc, #124]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bac:	695a      	ldr	r2, [r3, #20]
 8004bae:	4b21      	ldr	r3, [pc, #132]	; (8004c34 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6892      	ldr	r2, [r2, #8]
 8004bb6:	0211      	lsls	r1, r2, #8
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6952      	ldr	r2, [r2, #20]
 8004bbc:	0852      	lsrs	r2, r2, #1
 8004bbe:	3a01      	subs	r2, #1
 8004bc0:	0652      	lsls	r2, r2, #25
 8004bc2:	4311      	orrs	r1, r2
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	6852      	ldr	r2, [r2, #4]
 8004bc8:	3a01      	subs	r2, #1
 8004bca:	0112      	lsls	r2, r2, #4
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	4916      	ldr	r1, [pc, #88]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004bd4:	4b14      	ldr	r3, [pc, #80]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a13      	ldr	r2, [pc, #76]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bde:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be0:	f7fb fcf6 	bl	80005d0 <HAL_GetTick>
 8004be4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004be6:	e009      	b.n	8004bfc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004be8:	f7fb fcf2 	bl	80005d0 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d902      	bls.n	8004bfc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	73fb      	strb	r3, [r7, #15]
          break;
 8004bfa:	e005      	b.n	8004c08 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bfc:	4b0a      	ldr	r3, [pc, #40]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0ef      	beq.n	8004be8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d106      	bne.n	8004c1c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c0e:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c10:	695a      	ldr	r2, [r3, #20]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	4904      	ldr	r1, [pc, #16]	; (8004c28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3710      	adds	r7, #16
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	40021000 	.word	0x40021000
 8004c2c:	07ff800f 	.word	0x07ff800f
 8004c30:	ff9f800f 	.word	0xff9f800f
 8004c34:	f9ff800f 	.word	0xf9ff800f

08004c38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e049      	b.n	8004cde <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d106      	bne.n	8004c64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f003 fba0 	bl	80083a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	3304      	adds	r3, #4
 8004c74:	4619      	mov	r1, r3
 8004c76:	4610      	mov	r0, r2
 8004c78:	f000 fac0 	bl	80051fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3708      	adds	r7, #8
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
	...

08004ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d001      	beq.n	8004d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e04f      	b.n	8004da0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a23      	ldr	r2, [pc, #140]	; (8004dac <HAL_TIM_Base_Start_IT+0xc4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01d      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d2a:	d018      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1f      	ldr	r2, [pc, #124]	; (8004db0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d013      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1e      	ldr	r2, [pc, #120]	; (8004db4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00e      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1c      	ldr	r2, [pc, #112]	; (8004db8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d009      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a1b      	ldr	r2, [pc, #108]	; (8004dbc <HAL_TIM_Base_Start_IT+0xd4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d004      	beq.n	8004d5e <HAL_TIM_Base_Start_IT+0x76>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a19      	ldr	r2, [pc, #100]	; (8004dc0 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d115      	bne.n	8004d8a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	4b17      	ldr	r3, [pc, #92]	; (8004dc4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2b06      	cmp	r3, #6
 8004d6e:	d015      	beq.n	8004d9c <HAL_TIM_Base_Start_IT+0xb4>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d76:	d011      	beq.n	8004d9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f042 0201 	orr.w	r2, r2, #1
 8004d86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d88:	e008      	b.n	8004d9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f042 0201 	orr.w	r2, r2, #1
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	e000      	b.n	8004d9e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40012c00 	.word	0x40012c00
 8004db0:	40000400 	.word	0x40000400
 8004db4:	40000800 	.word	0x40000800
 8004db8:	40000c00 	.word	0x40000c00
 8004dbc:	40013400 	.word	0x40013400
 8004dc0:	40014000 	.word	0x40014000
 8004dc4:	00010007 	.word	0x00010007

08004dc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d122      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d11b      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0202 	mvn.w	r2, #2
 8004df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f9d8 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004e10:	e005      	b.n	8004e1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f9ca 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f9db 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d122      	bne.n	8004e78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d11b      	bne.n	8004e78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0204 	mvn.w	r2, #4
 8004e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2202      	movs	r2, #2
 8004e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f9ae 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004e64:	e005      	b.n	8004e72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f9a0 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 f9b1 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d122      	bne.n	8004ecc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	f003 0308 	and.w	r3, r3, #8
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d11b      	bne.n	8004ecc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f06f 0208 	mvn.w	r2, #8
 8004e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2204      	movs	r2, #4
 8004ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f984 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004eb8:	e005      	b.n	8004ec6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f976 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f987 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	f003 0310 	and.w	r3, r3, #16
 8004ed6:	2b10      	cmp	r3, #16
 8004ed8:	d122      	bne.n	8004f20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	f003 0310 	and.w	r3, r3, #16
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d11b      	bne.n	8004f20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f06f 0210 	mvn.w	r2, #16
 8004ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2208      	movs	r2, #8
 8004ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	69db      	ldr	r3, [r3, #28]
 8004efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f95a 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004f0c:	e005      	b.n	8004f1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f94c 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f95d 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d10e      	bne.n	8004f4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d107      	bne.n	8004f4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f06f 0201 	mvn.w	r2, #1
 8004f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f926 	bl	8005198 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f56:	2b80      	cmp	r3, #128	; 0x80
 8004f58:	d10e      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f64:	2b80      	cmp	r3, #128	; 0x80
 8004f66:	d107      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fb08 	bl	8005588 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f86:	d10e      	bne.n	8004fa6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f92:	2b80      	cmp	r3, #128	; 0x80
 8004f94:	d107      	bne.n	8004fa6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 fafb 	bl	800559c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb0:	2b40      	cmp	r3, #64	; 0x40
 8004fb2:	d10e      	bne.n	8004fd2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbe:	2b40      	cmp	r3, #64	; 0x40
 8004fc0:	d107      	bne.n	8004fd2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f90b 	bl	80051e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	d10e      	bne.n	8004ffe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f003 0320 	and.w	r3, r3, #32
 8004fea:	2b20      	cmp	r3, #32
 8004fec:	d107      	bne.n	8004ffe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f06f 0220 	mvn.w	r2, #32
 8004ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 fabb 	bl	8005574 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ffe:	bf00      	nop
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b084      	sub	sp, #16
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
 800500e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005010:	2300      	movs	r3, #0
 8005012:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800501a:	2b01      	cmp	r3, #1
 800501c:	d101      	bne.n	8005022 <HAL_TIM_ConfigClockSource+0x1c>
 800501e:	2302      	movs	r3, #2
 8005020:	e0b6      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x18a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005040:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005044:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800504c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800505e:	d03e      	beq.n	80050de <HAL_TIM_ConfigClockSource+0xd8>
 8005060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005064:	f200 8087 	bhi.w	8005176 <HAL_TIM_ConfigClockSource+0x170>
 8005068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800506c:	f000 8086 	beq.w	800517c <HAL_TIM_ConfigClockSource+0x176>
 8005070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005074:	d87f      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 8005076:	2b70      	cmp	r3, #112	; 0x70
 8005078:	d01a      	beq.n	80050b0 <HAL_TIM_ConfigClockSource+0xaa>
 800507a:	2b70      	cmp	r3, #112	; 0x70
 800507c:	d87b      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 800507e:	2b60      	cmp	r3, #96	; 0x60
 8005080:	d050      	beq.n	8005124 <HAL_TIM_ConfigClockSource+0x11e>
 8005082:	2b60      	cmp	r3, #96	; 0x60
 8005084:	d877      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 8005086:	2b50      	cmp	r3, #80	; 0x50
 8005088:	d03c      	beq.n	8005104 <HAL_TIM_ConfigClockSource+0xfe>
 800508a:	2b50      	cmp	r3, #80	; 0x50
 800508c:	d873      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 800508e:	2b40      	cmp	r3, #64	; 0x40
 8005090:	d058      	beq.n	8005144 <HAL_TIM_ConfigClockSource+0x13e>
 8005092:	2b40      	cmp	r3, #64	; 0x40
 8005094:	d86f      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 8005096:	2b30      	cmp	r3, #48	; 0x30
 8005098:	d064      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0x15e>
 800509a:	2b30      	cmp	r3, #48	; 0x30
 800509c:	d86b      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 800509e:	2b20      	cmp	r3, #32
 80050a0:	d060      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0x15e>
 80050a2:	2b20      	cmp	r3, #32
 80050a4:	d867      	bhi.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d05c      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0x15e>
 80050aa:	2b10      	cmp	r3, #16
 80050ac:	d05a      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0x15e>
 80050ae:	e062      	b.n	8005176 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	6899      	ldr	r1, [r3, #8]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685a      	ldr	r2, [r3, #4]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f000 f9b0 	bl	8005424 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	609a      	str	r2, [r3, #8]
      break;
 80050dc:	e04f      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6818      	ldr	r0, [r3, #0]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	6899      	ldr	r1, [r3, #8]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	f000 f999 	bl	8005424 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005100:	609a      	str	r2, [r3, #8]
      break;
 8005102:	e03c      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6818      	ldr	r0, [r3, #0]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	6859      	ldr	r1, [r3, #4]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	461a      	mov	r2, r3
 8005112:	f000 f90d 	bl	8005330 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2150      	movs	r1, #80	; 0x50
 800511c:	4618      	mov	r0, r3
 800511e:	f000 f966 	bl	80053ee <TIM_ITRx_SetConfig>
      break;
 8005122:	e02c      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6818      	ldr	r0, [r3, #0]
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	6859      	ldr	r1, [r3, #4]
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	461a      	mov	r2, r3
 8005132:	f000 f92c 	bl	800538e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2160      	movs	r1, #96	; 0x60
 800513c:	4618      	mov	r0, r3
 800513e:	f000 f956 	bl	80053ee <TIM_ITRx_SetConfig>
      break;
 8005142:	e01c      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6818      	ldr	r0, [r3, #0]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	6859      	ldr	r1, [r3, #4]
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	461a      	mov	r2, r3
 8005152:	f000 f8ed 	bl	8005330 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2140      	movs	r1, #64	; 0x40
 800515c:	4618      	mov	r0, r3
 800515e:	f000 f946 	bl	80053ee <TIM_ITRx_SetConfig>
      break;
 8005162:	e00c      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4619      	mov	r1, r3
 800516e:	4610      	mov	r0, r2
 8005170:	f000 f93d 	bl	80053ee <TIM_ITRx_SetConfig>
      break;
 8005174:	e003      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	73fb      	strb	r3, [r7, #15]
      break;
 800517a:	e000      	b.n	800517e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800517c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800518e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a40      	ldr	r2, [pc, #256]	; (8005310 <TIM_Base_SetConfig+0x114>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d013      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800521a:	d00f      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a3d      	ldr	r2, [pc, #244]	; (8005314 <TIM_Base_SetConfig+0x118>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d00b      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a3c      	ldr	r2, [pc, #240]	; (8005318 <TIM_Base_SetConfig+0x11c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d007      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a3b      	ldr	r2, [pc, #236]	; (800531c <TIM_Base_SetConfig+0x120>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d003      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a3a      	ldr	r2, [pc, #232]	; (8005320 <TIM_Base_SetConfig+0x124>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d108      	bne.n	800524e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a2f      	ldr	r2, [pc, #188]	; (8005310 <TIM_Base_SetConfig+0x114>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d01f      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525c:	d01b      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a2c      	ldr	r2, [pc, #176]	; (8005314 <TIM_Base_SetConfig+0x118>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d017      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2b      	ldr	r2, [pc, #172]	; (8005318 <TIM_Base_SetConfig+0x11c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a2a      	ldr	r2, [pc, #168]	; (800531c <TIM_Base_SetConfig+0x120>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00f      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a29      	ldr	r2, [pc, #164]	; (8005320 <TIM_Base_SetConfig+0x124>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00b      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a28      	ldr	r2, [pc, #160]	; (8005324 <TIM_Base_SetConfig+0x128>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a27      	ldr	r2, [pc, #156]	; (8005328 <TIM_Base_SetConfig+0x12c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a26      	ldr	r2, [pc, #152]	; (800532c <TIM_Base_SetConfig+0x130>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d108      	bne.n	80052a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a10      	ldr	r2, [pc, #64]	; (8005310 <TIM_Base_SetConfig+0x114>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d00f      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a12      	ldr	r2, [pc, #72]	; (8005320 <TIM_Base_SetConfig+0x124>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d00b      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a11      	ldr	r2, [pc, #68]	; (8005324 <TIM_Base_SetConfig+0x128>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d007      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a10      	ldr	r2, [pc, #64]	; (8005328 <TIM_Base_SetConfig+0x12c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d003      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a0f      	ldr	r2, [pc, #60]	; (800532c <TIM_Base_SetConfig+0x130>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d103      	bne.n	80052fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	615a      	str	r2, [r3, #20]
}
 8005302:	bf00      	nop
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40012c00 	.word	0x40012c00
 8005314:	40000400 	.word	0x40000400
 8005318:	40000800 	.word	0x40000800
 800531c:	40000c00 	.word	0x40000c00
 8005320:	40013400 	.word	0x40013400
 8005324:	40014000 	.word	0x40014000
 8005328:	40014400 	.word	0x40014400
 800532c:	40014800 	.word	0x40014800

08005330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	f023 0201 	bic.w	r2, r3, #1
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800535a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	4313      	orrs	r3, r2
 8005364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f023 030a 	bic.w	r3, r3, #10
 800536c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	4313      	orrs	r3, r2
 8005374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	621a      	str	r2, [r3, #32]
}
 8005382:	bf00      	nop
 8005384:	371c      	adds	r7, #28
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800538e:	b480      	push	{r7}
 8005390:	b087      	sub	sp, #28
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	f023 0210 	bic.w	r2, r3, #16
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	031b      	lsls	r3, r3, #12
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	011b      	lsls	r3, r3, #4
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	693a      	ldr	r2, [r7, #16]
 80053e0:	621a      	str	r2, [r3, #32]
}
 80053e2:	bf00      	nop
 80053e4:	371c      	adds	r7, #28
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b085      	sub	sp, #20
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
 80053f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005404:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	f043 0307 	orr.w	r3, r3, #7
 8005410:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	609a      	str	r2, [r3, #8]
}
 8005418:	bf00      	nop
 800541a:	3714      	adds	r7, #20
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800543e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	021a      	lsls	r2, r3, #8
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	431a      	orrs	r2, r3
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	4313      	orrs	r3, r2
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	609a      	str	r2, [r3, #8]
}
 8005458:	bf00      	nop
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005478:	2302      	movs	r3, #2
 800547a:	e068      	b.n	800554e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a2e      	ldr	r2, [pc, #184]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d004      	beq.n	80054b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a2d      	ldr	r2, [pc, #180]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d108      	bne.n	80054c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	4313      	orrs	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1e      	ldr	r2, [pc, #120]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d01d      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ee:	d018      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a1b      	ldr	r2, [pc, #108]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d013      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a1a      	ldr	r2, [pc, #104]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00e      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a18      	ldr	r2, [pc, #96]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d009      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a13      	ldr	r2, [pc, #76]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d004      	beq.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a14      	ldr	r2, [pc, #80]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d10c      	bne.n	800553c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	4313      	orrs	r3, r2
 8005532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40013400 	.word	0x40013400
 8005564:	40000400 	.word	0x40000400
 8005568:	40000800 	.word	0x40000800
 800556c:	40000c00 	.word	0x40000c00
 8005570:	40014000 	.word	0x40014000

08005574 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e042      	b.n	8005648 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d106      	bne.n	80055da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f002 ff09 	bl	80083ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2224      	movs	r2, #36	; 0x24
 80055de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0201 	bic.w	r2, r2, #1
 80055f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 fcd0 	bl	8005f98 <UART_SetConfig>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e022      	b.n	8005648 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 ffc0 	bl	8006590 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800561e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800562e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f001 f847 	bl	80066d4 <UART_CheckIdleState>
 8005646:	4603      	mov	r3, r0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b08a      	sub	sp, #40	; 0x28
 8005654:	af02      	add	r7, sp, #8
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	603b      	str	r3, [r7, #0]
 800565c:	4613      	mov	r3, r2
 800565e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005666:	2b20      	cmp	r3, #32
 8005668:	f040 8084 	bne.w	8005774 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d002      	beq.n	8005678 <HAL_UART_Transmit+0x28>
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e07c      	b.n	8005776 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005682:	2b01      	cmp	r3, #1
 8005684:	d101      	bne.n	800568a <HAL_UART_Transmit+0x3a>
 8005686:	2302      	movs	r3, #2
 8005688:	e075      	b.n	8005776 <HAL_UART_Transmit+0x126>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2221      	movs	r2, #33	; 0x21
 800569e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056a2:	f7fa ff95 	bl	80005d0 <HAL_GetTick>
 80056a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	88fa      	ldrh	r2, [r7, #6]
 80056ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	88fa      	ldrh	r2, [r7, #6]
 80056b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056c0:	d108      	bne.n	80056d4 <HAL_UART_Transmit+0x84>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d104      	bne.n	80056d4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80056ca:	2300      	movs	r3, #0
 80056cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	e003      	b.n	80056dc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056d8:	2300      	movs	r3, #0
 80056da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80056e4:	e02d      	b.n	8005742 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	9300      	str	r3, [sp, #0]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2200      	movs	r2, #0
 80056ee:	2180      	movs	r1, #128	; 0x80
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f001 f83a 	bl	800676a <UART_WaitOnFlagUntilTimeout>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e03a      	b.n	8005776 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10b      	bne.n	800571e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	881a      	ldrh	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005712:	b292      	uxth	r2, r2
 8005714:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	3302      	adds	r3, #2
 800571a:	61bb      	str	r3, [r7, #24]
 800571c:	e008      	b.n	8005730 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	781a      	ldrb	r2, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	b292      	uxth	r2, r2
 8005728:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3301      	adds	r3, #1
 800572e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005736:	b29b      	uxth	r3, r3
 8005738:	3b01      	subs	r3, #1
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005748:	b29b      	uxth	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1cb      	bne.n	80056e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2200      	movs	r2, #0
 8005756:	2140      	movs	r1, #64	; 0x40
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f001 f806 	bl	800676a <UART_WaitOnFlagUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d001      	beq.n	8005768 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	e006      	b.n	8005776 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	e000      	b.n	8005776 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005774:	2302      	movs	r3, #2
  }
}
 8005776:	4618      	mov	r0, r3
 8005778:	3720      	adds	r7, #32
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b08a      	sub	sp, #40	; 0x28
 8005782:	af02      	add	r7, sp, #8
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	603b      	str	r3, [r7, #0]
 800578a:	4613      	mov	r3, r2
 800578c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005794:	2b20      	cmp	r3, #32
 8005796:	f040 80c1 	bne.w	800591c <HAL_UART_Receive+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <HAL_UART_Receive+0x28>
 80057a0:	88fb      	ldrh	r3, [r7, #6]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e0b9      	b.n	800591e <HAL_UART_Receive+0x1a0>
    }

    __HAL_LOCK(huart);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_UART_Receive+0x3a>
 80057b4:	2302      	movs	r3, #2
 80057b6:	e0b2      	b.n	800591e <HAL_UART_Receive+0x1a0>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2222      	movs	r2, #34	; 0x22
 80057cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057d6:	f7fa fefb 	bl	80005d0 <HAL_GetTick>
 80057da:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	88fa      	ldrh	r2, [r7, #6]
 80057e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	88fa      	ldrh	r2, [r7, #6]
 80057e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057f4:	d10e      	bne.n	8005814 <HAL_UART_Receive+0x96>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d105      	bne.n	800580a <HAL_UART_Receive+0x8c>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005804:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005808:	e02d      	b.n	8005866 <HAL_UART_Receive+0xe8>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	22ff      	movs	r2, #255	; 0xff
 800580e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005812:	e028      	b.n	8005866 <HAL_UART_Receive+0xe8>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10d      	bne.n	8005838 <HAL_UART_Receive+0xba>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d104      	bne.n	800582e <HAL_UART_Receive+0xb0>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	22ff      	movs	r2, #255	; 0xff
 8005828:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800582c:	e01b      	b.n	8005866 <HAL_UART_Receive+0xe8>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	227f      	movs	r2, #127	; 0x7f
 8005832:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005836:	e016      	b.n	8005866 <HAL_UART_Receive+0xe8>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005840:	d10d      	bne.n	800585e <HAL_UART_Receive+0xe0>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d104      	bne.n	8005854 <HAL_UART_Receive+0xd6>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	227f      	movs	r2, #127	; 0x7f
 800584e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005852:	e008      	b.n	8005866 <HAL_UART_Receive+0xe8>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	223f      	movs	r2, #63	; 0x3f
 8005858:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800585c:	e003      	b.n	8005866 <HAL_UART_Receive+0xe8>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800586c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005876:	d108      	bne.n	800588a <HAL_UART_Receive+0x10c>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d104      	bne.n	800588a <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8005880:	2300      	movs	r3, #0
 8005882:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	61bb      	str	r3, [r7, #24]
 8005888:	e003      	b.n	8005892 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800588e:	2300      	movs	r3, #0
 8005890:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800589a:	e033      	b.n	8005904 <HAL_UART_Receive+0x186>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	2200      	movs	r2, #0
 80058a4:	2120      	movs	r1, #32
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f000 ff5f 	bl	800676a <UART_WaitOnFlagUntilTimeout>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e033      	b.n	800591e <HAL_UART_Receive+0x1a0>
      }
      if (pdata8bits == NULL)
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10c      	bne.n	80058d6 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	8a7b      	ldrh	r3, [r7, #18]
 80058c6:	4013      	ands	r3, r2
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	3302      	adds	r3, #2
 80058d2:	61bb      	str	r3, [r7, #24]
 80058d4:	e00d      	b.n	80058f2 <HAL_UART_Receive+0x174>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058dc:	b29b      	uxth	r3, r3
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	8a7b      	ldrh	r3, [r7, #18]
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	4013      	ands	r3, r2
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	3301      	adds	r3, #1
 80058f0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1c5      	bne.n	800589c <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2220      	movs	r2, #32
 8005914:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	e000      	b.n	800591e <HAL_UART_Receive+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 800591c:	2302      	movs	r3, #2
  }
}
 800591e:	4618      	mov	r0, r3
 8005920:	3720      	adds	r7, #32
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b0ba      	sub	sp, #232	; 0xe8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800594e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005952:	f640 030f 	movw	r3, #2063	; 0x80f
 8005956:	4013      	ands	r3, r2
 8005958:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800595c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d11b      	bne.n	800599c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b00      	cmp	r3, #0
 800596e:	d015      	beq.n	800599c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005974:	f003 0320 	and.w	r3, r3, #32
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800597c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d009      	beq.n	800599c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 82d6 	beq.w	8005f3e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	4798      	blx	r3
      }
      return;
 800599a:	e2d0      	b.n	8005f3e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800599c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 811f 	beq.w	8005be4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80059a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80059aa:	4b8b      	ldr	r3, [pc, #556]	; (8005bd8 <HAL_UART_IRQHandler+0x2b0>)
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80059b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80059b6:	4b89      	ldr	r3, [pc, #548]	; (8005bdc <HAL_UART_IRQHandler+0x2b4>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 8112 	beq.w	8005be4 <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d011      	beq.n	80059f0 <HAL_UART_IRQHandler+0xc8>
 80059cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00b      	beq.n	80059f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2201      	movs	r2, #1
 80059de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059e6:	f043 0201 	orr.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d011      	beq.n	8005a20 <HAL_UART_IRQHandler+0xf8>
 80059fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00b      	beq.n	8005a20 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a16:	f043 0204 	orr.w	r2, r3, #4
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a24:	f003 0304 	and.w	r3, r3, #4
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d011      	beq.n	8005a50 <HAL_UART_IRQHandler+0x128>
 8005a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2204      	movs	r2, #4
 8005a3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a46:	f043 0202 	orr.w	r2, r3, #2
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d017      	beq.n	8005a8c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a60:	f003 0320 	and.w	r3, r3, #32
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d105      	bne.n	8005a74 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005a68:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005a6c:	4b5a      	ldr	r3, [pc, #360]	; (8005bd8 <HAL_UART_IRQHandler+0x2b0>)
 8005a6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00b      	beq.n	8005a8c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2208      	movs	r2, #8
 8005a7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a82:	f043 0208 	orr.w	r2, r3, #8
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d012      	beq.n	8005abe <HAL_UART_IRQHandler+0x196>
 8005a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00c      	beq.n	8005abe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005aac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ab4:	f043 0220 	orr.w	r2, r3, #32
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 823c 	beq.w	8005f42 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d013      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d105      	bne.n	8005aee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005ae2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d007      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b40      	cmp	r3, #64	; 0x40
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d04f      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fee9 	bl	80068fa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b32:	2b40      	cmp	r3, #64	; 0x40
 8005b34:	d141      	bne.n	8005bba <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	3308      	adds	r3, #8
 8005b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b44:	e853 3f00 	ldrex	r3, [r3]
 8005b48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	3308      	adds	r3, #8
 8005b5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1d9      	bne.n	8005b36 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d013      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b8e:	4a14      	ldr	r2, [pc, #80]	; (8005be0 <HAL_UART_IRQHandler+0x2b8>)
 8005b90:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fb fea1 	bl	80018de <HAL_DMA_Abort_IT>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d017      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005bac:	4610      	mov	r0, r2
 8005bae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb0:	e00f      	b.n	8005bd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f9da 	bl	8005f6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb8:	e00b      	b.n	8005bd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f9d6 	bl	8005f6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc0:	e007      	b.n	8005bd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f9d2 	bl	8005f6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005bd0:	e1b7      	b.n	8005f42 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd2:	bf00      	nop
    return;
 8005bd4:	e1b5      	b.n	8005f42 <HAL_UART_IRQHandler+0x61a>
 8005bd6:	bf00      	nop
 8005bd8:	10000001 	.word	0x10000001
 8005bdc:	04000120 	.word	0x04000120
 8005be0:	080069c7 	.word	0x080069c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	f040 814a 	bne.w	8005e82 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bf2:	f003 0310 	and.w	r3, r3, #16
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 8143 	beq.w	8005e82 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c00:	f003 0310 	and.w	r3, r3, #16
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 813c 	beq.w	8005e82 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2210      	movs	r2, #16
 8005c10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1c:	2b40      	cmp	r3, #64	; 0x40
 8005c1e:	f040 80b5 	bne.w	8005d8c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 8187 	beq.w	8005f46 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c42:	429a      	cmp	r2, r3
 8005c44:	f080 817f 	bcs.w	8005f46 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c4e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0320 	and.w	r3, r3, #32
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f040 8086 	bne.w	8005d70 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005c8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005c92:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c9e:	e841 2300 	strex	r3, r2, [r1]
 8005ca2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ca6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1da      	bne.n	8005c64 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3308      	adds	r3, #8
 8005cb4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005cbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cc0:	f023 0301 	bic.w	r3, r3, #1
 8005cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3308      	adds	r3, #8
 8005cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005cd2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005cd6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005cda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005cde:	e841 2300 	strex	r3, r2, [r1]
 8005ce2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ce4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1e1      	bne.n	8005cae <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005cfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e3      	bne.n	8005cea <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d40:	f023 0310 	bic.w	r3, r3, #16
 8005d44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005d52:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d54:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e4      	bne.n	8005d30 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fb fd5b 	bl	8001826 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	4619      	mov	r1, r3
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f8fb 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d8a:	e0dc      	b.n	8005f46 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80ce 	beq.w	8005f4a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8005dae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 80c9 	beq.w	8005f4a <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005dcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005dda:	647b      	str	r3, [r7, #68]	; 0x44
 8005ddc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005de0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005de2:	e841 2300 	strex	r3, r2, [r1]
 8005de6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1e4      	bne.n	8005db8 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3308      	adds	r3, #8
 8005df4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	623b      	str	r3, [r7, #32]
   return(result);
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e04:	f023 0301 	bic.w	r3, r3, #1
 8005e08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3308      	adds	r3, #8
 8005e12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e16:	633a      	str	r2, [r7, #48]	; 0x30
 8005e18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e1      	bne.n	8005dee <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f023 0310 	bic.w	r3, r3, #16
 8005e52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005e60:	61fb      	str	r3, [r7, #28]
 8005e62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e64:	69b9      	ldr	r1, [r7, #24]
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	e841 2300 	strex	r3, r2, [r1]
 8005e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e4      	bne.n	8005e3e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f880 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e80:	e063      	b.n	8005f4a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00e      	beq.n	8005eac <HAL_UART_IRQHandler+0x584>
 8005e8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d008      	beq.n	8005eac <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ea2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fdcf 	bl	8006a48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eaa:	e051      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d014      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d105      	bne.n	8005ed0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005ec4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ec8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d008      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d03a      	beq.n	8005f4e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	4798      	blx	r3
    }
    return;
 8005ee0:	e035      	b.n	8005f4e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d009      	beq.n	8005f02 <HAL_UART_IRQHandler+0x5da>
 8005eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fd79 	bl	80069f2 <UART_EndTransmit_IT>
    return;
 8005f00:	e026      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d009      	beq.n	8005f22 <HAL_UART_IRQHandler+0x5fa>
 8005f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f12:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 fda8 	bl	8006a70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f20:	e016      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d010      	beq.n	8005f50 <HAL_UART_IRQHandler+0x628>
 8005f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	da0c      	bge.n	8005f50 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fd90 	bl	8006a5c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f3c:	e008      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
      return;
 8005f3e:	bf00      	nop
 8005f40:	e006      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
    return;
 8005f42:	bf00      	nop
 8005f44:	e004      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
      return;
 8005f46:	bf00      	nop
 8005f48:	e002      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
      return;
 8005f4a:	bf00      	nop
 8005f4c:	e000      	b.n	8005f50 <HAL_UART_IRQHandler+0x628>
    return;
 8005f4e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f50:	37e8      	adds	r7, #232	; 0xe8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop

08005f58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f9c:	b08c      	sub	sp, #48	; 0x30
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	4baa      	ldr	r3, [pc, #680]	; (8006270 <UART_SetConfig+0x2d8>)
 8005fc8:	4013      	ands	r3, r2
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	6812      	ldr	r2, [r2, #0]
 8005fce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a9f      	ldr	r2, [pc, #636]	; (8006274 <UART_SetConfig+0x2dc>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d004      	beq.n	8006004 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006000:	4313      	orrs	r3, r2
 8006002:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800600e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006018:	430b      	orrs	r3, r1
 800601a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006022:	f023 010f 	bic.w	r1, r3, #15
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a90      	ldr	r2, [pc, #576]	; (8006278 <UART_SetConfig+0x2e0>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d125      	bne.n	8006088 <UART_SetConfig+0xf0>
 800603c:	4b8f      	ldr	r3, [pc, #572]	; (800627c <UART_SetConfig+0x2e4>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b03      	cmp	r3, #3
 8006048:	d81a      	bhi.n	8006080 <UART_SetConfig+0xe8>
 800604a:	a201      	add	r2, pc, #4	; (adr r2, 8006050 <UART_SetConfig+0xb8>)
 800604c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006050:	08006061 	.word	0x08006061
 8006054:	08006071 	.word	0x08006071
 8006058:	08006069 	.word	0x08006069
 800605c:	08006079 	.word	0x08006079
 8006060:	2301      	movs	r3, #1
 8006062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006066:	e116      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006068:	2302      	movs	r3, #2
 800606a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800606e:	e112      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006070:	2304      	movs	r3, #4
 8006072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006076:	e10e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006078:	2308      	movs	r3, #8
 800607a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800607e:	e10a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006080:	2310      	movs	r3, #16
 8006082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006086:	e106      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a7c      	ldr	r2, [pc, #496]	; (8006280 <UART_SetConfig+0x2e8>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d138      	bne.n	8006104 <UART_SetConfig+0x16c>
 8006092:	4b7a      	ldr	r3, [pc, #488]	; (800627c <UART_SetConfig+0x2e4>)
 8006094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006098:	f003 030c 	and.w	r3, r3, #12
 800609c:	2b0c      	cmp	r3, #12
 800609e:	d82d      	bhi.n	80060fc <UART_SetConfig+0x164>
 80060a0:	a201      	add	r2, pc, #4	; (adr r2, 80060a8 <UART_SetConfig+0x110>)
 80060a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a6:	bf00      	nop
 80060a8:	080060dd 	.word	0x080060dd
 80060ac:	080060fd 	.word	0x080060fd
 80060b0:	080060fd 	.word	0x080060fd
 80060b4:	080060fd 	.word	0x080060fd
 80060b8:	080060ed 	.word	0x080060ed
 80060bc:	080060fd 	.word	0x080060fd
 80060c0:	080060fd 	.word	0x080060fd
 80060c4:	080060fd 	.word	0x080060fd
 80060c8:	080060e5 	.word	0x080060e5
 80060cc:	080060fd 	.word	0x080060fd
 80060d0:	080060fd 	.word	0x080060fd
 80060d4:	080060fd 	.word	0x080060fd
 80060d8:	080060f5 	.word	0x080060f5
 80060dc:	2300      	movs	r3, #0
 80060de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060e2:	e0d8      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060e4:	2302      	movs	r3, #2
 80060e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060ea:	e0d4      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060ec:	2304      	movs	r3, #4
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060f2:	e0d0      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060f4:	2308      	movs	r3, #8
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060fa:	e0cc      	b.n	8006296 <UART_SetConfig+0x2fe>
 80060fc:	2310      	movs	r3, #16
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006102:	e0c8      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a5e      	ldr	r2, [pc, #376]	; (8006284 <UART_SetConfig+0x2ec>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d125      	bne.n	800615a <UART_SetConfig+0x1c2>
 800610e:	4b5b      	ldr	r3, [pc, #364]	; (800627c <UART_SetConfig+0x2e4>)
 8006110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006114:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006118:	2b30      	cmp	r3, #48	; 0x30
 800611a:	d016      	beq.n	800614a <UART_SetConfig+0x1b2>
 800611c:	2b30      	cmp	r3, #48	; 0x30
 800611e:	d818      	bhi.n	8006152 <UART_SetConfig+0x1ba>
 8006120:	2b20      	cmp	r3, #32
 8006122:	d00a      	beq.n	800613a <UART_SetConfig+0x1a2>
 8006124:	2b20      	cmp	r3, #32
 8006126:	d814      	bhi.n	8006152 <UART_SetConfig+0x1ba>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <UART_SetConfig+0x19a>
 800612c:	2b10      	cmp	r3, #16
 800612e:	d008      	beq.n	8006142 <UART_SetConfig+0x1aa>
 8006130:	e00f      	b.n	8006152 <UART_SetConfig+0x1ba>
 8006132:	2300      	movs	r3, #0
 8006134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006138:	e0ad      	b.n	8006296 <UART_SetConfig+0x2fe>
 800613a:	2302      	movs	r3, #2
 800613c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006140:	e0a9      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006142:	2304      	movs	r3, #4
 8006144:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006148:	e0a5      	b.n	8006296 <UART_SetConfig+0x2fe>
 800614a:	2308      	movs	r3, #8
 800614c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006150:	e0a1      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006152:	2310      	movs	r3, #16
 8006154:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006158:	e09d      	b.n	8006296 <UART_SetConfig+0x2fe>
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a4a      	ldr	r2, [pc, #296]	; (8006288 <UART_SetConfig+0x2f0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d125      	bne.n	80061b0 <UART_SetConfig+0x218>
 8006164:	4b45      	ldr	r3, [pc, #276]	; (800627c <UART_SetConfig+0x2e4>)
 8006166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800616e:	2bc0      	cmp	r3, #192	; 0xc0
 8006170:	d016      	beq.n	80061a0 <UART_SetConfig+0x208>
 8006172:	2bc0      	cmp	r3, #192	; 0xc0
 8006174:	d818      	bhi.n	80061a8 <UART_SetConfig+0x210>
 8006176:	2b80      	cmp	r3, #128	; 0x80
 8006178:	d00a      	beq.n	8006190 <UART_SetConfig+0x1f8>
 800617a:	2b80      	cmp	r3, #128	; 0x80
 800617c:	d814      	bhi.n	80061a8 <UART_SetConfig+0x210>
 800617e:	2b00      	cmp	r3, #0
 8006180:	d002      	beq.n	8006188 <UART_SetConfig+0x1f0>
 8006182:	2b40      	cmp	r3, #64	; 0x40
 8006184:	d008      	beq.n	8006198 <UART_SetConfig+0x200>
 8006186:	e00f      	b.n	80061a8 <UART_SetConfig+0x210>
 8006188:	2300      	movs	r3, #0
 800618a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800618e:	e082      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006190:	2302      	movs	r3, #2
 8006192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006196:	e07e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006198:	2304      	movs	r3, #4
 800619a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800619e:	e07a      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061a0:	2308      	movs	r3, #8
 80061a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061a6:	e076      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061a8:	2310      	movs	r3, #16
 80061aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ae:	e072      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a35      	ldr	r2, [pc, #212]	; (800628c <UART_SetConfig+0x2f4>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d12a      	bne.n	8006210 <UART_SetConfig+0x278>
 80061ba:	4b30      	ldr	r3, [pc, #192]	; (800627c <UART_SetConfig+0x2e4>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061c8:	d01a      	beq.n	8006200 <UART_SetConfig+0x268>
 80061ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ce:	d81b      	bhi.n	8006208 <UART_SetConfig+0x270>
 80061d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d4:	d00c      	beq.n	80061f0 <UART_SetConfig+0x258>
 80061d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061da:	d815      	bhi.n	8006208 <UART_SetConfig+0x270>
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <UART_SetConfig+0x250>
 80061e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061e4:	d008      	beq.n	80061f8 <UART_SetConfig+0x260>
 80061e6:	e00f      	b.n	8006208 <UART_SetConfig+0x270>
 80061e8:	2300      	movs	r3, #0
 80061ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ee:	e052      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061f0:	2302      	movs	r3, #2
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061f6:	e04e      	b.n	8006296 <UART_SetConfig+0x2fe>
 80061f8:	2304      	movs	r3, #4
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061fe:	e04a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006200:	2308      	movs	r3, #8
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006206:	e046      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006208:	2310      	movs	r3, #16
 800620a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800620e:	e042      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a17      	ldr	r2, [pc, #92]	; (8006274 <UART_SetConfig+0x2dc>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d13a      	bne.n	8006290 <UART_SetConfig+0x2f8>
 800621a:	4b18      	ldr	r3, [pc, #96]	; (800627c <UART_SetConfig+0x2e4>)
 800621c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006220:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006224:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006228:	d01a      	beq.n	8006260 <UART_SetConfig+0x2c8>
 800622a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800622e:	d81b      	bhi.n	8006268 <UART_SetConfig+0x2d0>
 8006230:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006234:	d00c      	beq.n	8006250 <UART_SetConfig+0x2b8>
 8006236:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800623a:	d815      	bhi.n	8006268 <UART_SetConfig+0x2d0>
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <UART_SetConfig+0x2b0>
 8006240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006244:	d008      	beq.n	8006258 <UART_SetConfig+0x2c0>
 8006246:	e00f      	b.n	8006268 <UART_SetConfig+0x2d0>
 8006248:	2300      	movs	r3, #0
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800624e:	e022      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006250:	2302      	movs	r3, #2
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006256:	e01e      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006258:	2304      	movs	r3, #4
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800625e:	e01a      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006260:	2308      	movs	r3, #8
 8006262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006266:	e016      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006268:	2310      	movs	r3, #16
 800626a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800626e:	e012      	b.n	8006296 <UART_SetConfig+0x2fe>
 8006270:	cfff69f3 	.word	0xcfff69f3
 8006274:	40008000 	.word	0x40008000
 8006278:	40013800 	.word	0x40013800
 800627c:	40021000 	.word	0x40021000
 8006280:	40004400 	.word	0x40004400
 8006284:	40004800 	.word	0x40004800
 8006288:	40004c00 	.word	0x40004c00
 800628c:	40005000 	.word	0x40005000
 8006290:	2310      	movs	r3, #16
 8006292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4aae      	ldr	r2, [pc, #696]	; (8006554 <UART_SetConfig+0x5bc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	f040 8097 	bne.w	80063d0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80062a6:	2b08      	cmp	r3, #8
 80062a8:	d823      	bhi.n	80062f2 <UART_SetConfig+0x35a>
 80062aa:	a201      	add	r2, pc, #4	; (adr r2, 80062b0 <UART_SetConfig+0x318>)
 80062ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b0:	080062d5 	.word	0x080062d5
 80062b4:	080062f3 	.word	0x080062f3
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062f3 	.word	0x080062f3
 80062c0:	080062e3 	.word	0x080062e3
 80062c4:	080062f3 	.word	0x080062f3
 80062c8:	080062f3 	.word	0x080062f3
 80062cc:	080062f3 	.word	0x080062f3
 80062d0:	080062eb 	.word	0x080062eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062d4:	f7fd feac 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 80062d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80062da:	e010      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062dc:	4b9e      	ldr	r3, [pc, #632]	; (8006558 <UART_SetConfig+0x5c0>)
 80062de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80062e0:	e00d      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062e2:	f7fd fe0d 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 80062e6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80062e8:	e009      	b.n	80062fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80062f0:	e005      	b.n	80062fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80062f2:	2300      	movs	r3, #0
 80062f4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80062fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 8130 	beq.w	8006566 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630a:	4a94      	ldr	r2, [pc, #592]	; (800655c <UART_SetConfig+0x5c4>)
 800630c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006310:	461a      	mov	r2, r3
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	fbb3 f3f2 	udiv	r3, r3, r2
 8006318:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	4613      	mov	r3, r2
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	4413      	add	r3, r2
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	429a      	cmp	r2, r3
 8006328:	d305      	bcc.n	8006336 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	429a      	cmp	r2, r3
 8006334:	d903      	bls.n	800633e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800633c:	e113      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800633e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006340:	2200      	movs	r2, #0
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	60fa      	str	r2, [r7, #12]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634a:	4a84      	ldr	r2, [pc, #528]	; (800655c <UART_SetConfig+0x5c4>)
 800634c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006350:	b29b      	uxth	r3, r3
 8006352:	2200      	movs	r2, #0
 8006354:	603b      	str	r3, [r7, #0]
 8006356:	607a      	str	r2, [r7, #4]
 8006358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800635c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006360:	f7f9 ff4c 	bl	80001fc <__aeabi_uldivmod>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4610      	mov	r0, r2
 800636a:	4619      	mov	r1, r3
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	f04f 0300 	mov.w	r3, #0
 8006374:	020b      	lsls	r3, r1, #8
 8006376:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800637a:	0202      	lsls	r2, r0, #8
 800637c:	6979      	ldr	r1, [r7, #20]
 800637e:	6849      	ldr	r1, [r1, #4]
 8006380:	0849      	lsrs	r1, r1, #1
 8006382:	2000      	movs	r0, #0
 8006384:	460c      	mov	r4, r1
 8006386:	4605      	mov	r5, r0
 8006388:	eb12 0804 	adds.w	r8, r2, r4
 800638c:	eb43 0905 	adc.w	r9, r3, r5
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	469a      	mov	sl, r3
 8006398:	4693      	mov	fp, r2
 800639a:	4652      	mov	r2, sl
 800639c:	465b      	mov	r3, fp
 800639e:	4640      	mov	r0, r8
 80063a0:	4649      	mov	r1, r9
 80063a2:	f7f9 ff2b 	bl	80001fc <__aeabi_uldivmod>
 80063a6:	4602      	mov	r2, r0
 80063a8:	460b      	mov	r3, r1
 80063aa:	4613      	mov	r3, r2
 80063ac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063b4:	d308      	bcc.n	80063c8 <UART_SetConfig+0x430>
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063bc:	d204      	bcs.n	80063c8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6a3a      	ldr	r2, [r7, #32]
 80063c4:	60da      	str	r2, [r3, #12]
 80063c6:	e0ce      	b.n	8006566 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80063ce:	e0ca      	b.n	8006566 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063d8:	d166      	bne.n	80064a8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80063da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d827      	bhi.n	8006432 <UART_SetConfig+0x49a>
 80063e2:	a201      	add	r2, pc, #4	; (adr r2, 80063e8 <UART_SetConfig+0x450>)
 80063e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e8:	0800640d 	.word	0x0800640d
 80063ec:	08006415 	.word	0x08006415
 80063f0:	0800641d 	.word	0x0800641d
 80063f4:	08006433 	.word	0x08006433
 80063f8:	08006423 	.word	0x08006423
 80063fc:	08006433 	.word	0x08006433
 8006400:	08006433 	.word	0x08006433
 8006404:	08006433 	.word	0x08006433
 8006408:	0800642b 	.word	0x0800642b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800640c:	f7fd fe10 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 8006410:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006412:	e014      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006414:	f7fd fe22 	bl	800405c <HAL_RCC_GetPCLK2Freq>
 8006418:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800641a:	e010      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800641c:	4b4e      	ldr	r3, [pc, #312]	; (8006558 <UART_SetConfig+0x5c0>)
 800641e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006420:	e00d      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006422:	f7fd fd6d 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8006426:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006428:	e009      	b.n	800643e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800642a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006430:	e005      	b.n	800643e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800643c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8090 	beq.w	8006566 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644a:	4a44      	ldr	r2, [pc, #272]	; (800655c <UART_SetConfig+0x5c4>)
 800644c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006450:	461a      	mov	r2, r3
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	fbb3 f3f2 	udiv	r3, r3, r2
 8006458:	005a      	lsls	r2, r3, #1
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	085b      	lsrs	r3, r3, #1
 8006460:	441a      	add	r2, r3
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	fbb2 f3f3 	udiv	r3, r2, r3
 800646a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	2b0f      	cmp	r3, #15
 8006470:	d916      	bls.n	80064a0 <UART_SetConfig+0x508>
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006478:	d212      	bcs.n	80064a0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	b29b      	uxth	r3, r3
 800647e:	f023 030f 	bic.w	r3, r3, #15
 8006482:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	085b      	lsrs	r3, r3, #1
 8006488:	b29b      	uxth	r3, r3
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	b29a      	uxth	r2, r3
 8006490:	8bfb      	ldrh	r3, [r7, #30]
 8006492:	4313      	orrs	r3, r2
 8006494:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	8bfa      	ldrh	r2, [r7, #30]
 800649c:	60da      	str	r2, [r3, #12]
 800649e:	e062      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80064a6:	e05e      	b.n	8006566 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80064ac:	2b08      	cmp	r3, #8
 80064ae:	d828      	bhi.n	8006502 <UART_SetConfig+0x56a>
 80064b0:	a201      	add	r2, pc, #4	; (adr r2, 80064b8 <UART_SetConfig+0x520>)
 80064b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b6:	bf00      	nop
 80064b8:	080064dd 	.word	0x080064dd
 80064bc:	080064e5 	.word	0x080064e5
 80064c0:	080064ed 	.word	0x080064ed
 80064c4:	08006503 	.word	0x08006503
 80064c8:	080064f3 	.word	0x080064f3
 80064cc:	08006503 	.word	0x08006503
 80064d0:	08006503 	.word	0x08006503
 80064d4:	08006503 	.word	0x08006503
 80064d8:	080064fb 	.word	0x080064fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064dc:	f7fd fda8 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 80064e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064e2:	e014      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7fd fdba 	bl	800405c <HAL_RCC_GetPCLK2Freq>
 80064e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064ea:	e010      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ec:	4b1a      	ldr	r3, [pc, #104]	; (8006558 <UART_SetConfig+0x5c0>)
 80064ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80064f0:	e00d      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064f2:	f7fd fd05 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 80064f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80064f8:	e009      	b.n	800650e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006500:	e005      	b.n	800650e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006502:	2300      	movs	r3, #0
 8006504:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800650c:	bf00      	nop
    }

    if (pclk != 0U)
 800650e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006510:	2b00      	cmp	r3, #0
 8006512:	d028      	beq.n	8006566 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006518:	4a10      	ldr	r2, [pc, #64]	; (800655c <UART_SetConfig+0x5c4>)
 800651a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800651e:	461a      	mov	r2, r3
 8006520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006522:	fbb3 f2f2 	udiv	r2, r3, r2
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	085b      	lsrs	r3, r3, #1
 800652c:	441a      	add	r2, r3
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	fbb2 f3f3 	udiv	r3, r2, r3
 8006536:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	2b0f      	cmp	r3, #15
 800653c:	d910      	bls.n	8006560 <UART_SetConfig+0x5c8>
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006544:	d20c      	bcs.n	8006560 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	b29a      	uxth	r2, r3
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60da      	str	r2, [r3, #12]
 8006550:	e009      	b.n	8006566 <UART_SetConfig+0x5ce>
 8006552:	bf00      	nop
 8006554:	40008000 	.word	0x40008000
 8006558:	00f42400 	.word	0x00f42400
 800655c:	080086c0 	.word	0x080086c0
      }
      else
      {
        ret = HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	2201      	movs	r2, #1
 800656a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2201      	movs	r2, #1
 8006572:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2200      	movs	r2, #0
 800657a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2200      	movs	r2, #0
 8006580:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006582:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006586:	4618      	mov	r0, r3
 8006588:	3730      	adds	r7, #48	; 0x30
 800658a:	46bd      	mov	sp, r7
 800658c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006590 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659c:	f003 0301 	and.w	r3, r3, #1
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00a      	beq.n	80065ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00a      	beq.n	80065dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	430a      	orrs	r2, r1
 80065da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00a      	beq.n	80065fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00a      	beq.n	8006620 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00a      	beq.n	8006642 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00a      	beq.n	8006664 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01a      	beq.n	80066a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800668a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800668e:	d10a      	bne.n	80066a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00a      	beq.n	80066c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	605a      	str	r2, [r3, #4]
  }
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af02      	add	r7, sp, #8
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066e4:	f7f9 ff74 	bl	80005d0 <HAL_GetTick>
 80066e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0308 	and.w	r3, r3, #8
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d10e      	bne.n	8006716 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f82f 	bl	800676a <UART_WaitOnFlagUntilTimeout>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d001      	beq.n	8006716 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e025      	b.n	8006762 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b04      	cmp	r3, #4
 8006722:	d10e      	bne.n	8006742 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006724:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f819 	bl	800676a <UART_WaitOnFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e00f      	b.n	8006762 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2220      	movs	r2, #32
 8006746:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2220      	movs	r2, #32
 800674e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b09c      	sub	sp, #112	; 0x70
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	603b      	str	r3, [r7, #0]
 8006776:	4613      	mov	r3, r2
 8006778:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800677a:	e0a9      	b.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800677c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800677e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006782:	f000 80a5 	beq.w	80068d0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006786:	f7f9 ff23 	bl	80005d0 <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006792:	429a      	cmp	r2, r3
 8006794:	d302      	bcc.n	800679c <UART_WaitOnFlagUntilTimeout+0x32>
 8006796:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006798:	2b00      	cmp	r3, #0
 800679a:	d140      	bne.n	800681e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067a4:	e853 3f00 	ldrex	r3, [r3]
 80067a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80067aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067b0:	667b      	str	r3, [r7, #100]	; 0x64
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	461a      	mov	r2, r3
 80067b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067bc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067c2:	e841 2300 	strex	r3, r2, [r1]
 80067c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1e6      	bne.n	800679c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	3308      	adds	r3, #8
 80067d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067d8:	e853 3f00 	ldrex	r3, [r3]
 80067dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e0:	f023 0301 	bic.w	r3, r3, #1
 80067e4:	663b      	str	r3, [r7, #96]	; 0x60
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3308      	adds	r3, #8
 80067ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80067ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80067f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80067f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067f6:	e841 2300 	strex	r3, r2, [r1]
 80067fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80067fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1e5      	bne.n	80067ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2220      	movs	r2, #32
 8006806:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2220      	movs	r2, #32
 800680e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e069      	b.n	80068f2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0304 	and.w	r3, r3, #4
 8006828:	2b00      	cmp	r3, #0
 800682a:	d051      	beq.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800683a:	d149      	bne.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006844:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684e:	e853 3f00 	ldrex	r3, [r3]
 8006852:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006856:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800685a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	461a      	mov	r2, r3
 8006862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006864:	637b      	str	r3, [r7, #52]	; 0x34
 8006866:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800686a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800686c:	e841 2300 	strex	r3, r2, [r1]
 8006870:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1e6      	bne.n	8006846 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3308      	adds	r3, #8
 800687e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	613b      	str	r3, [r7, #16]
   return(result);
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	f023 0301 	bic.w	r3, r3, #1
 800688e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3308      	adds	r3, #8
 8006896:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006898:	623a      	str	r2, [r7, #32]
 800689a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	69f9      	ldr	r1, [r7, #28]
 800689e:	6a3a      	ldr	r2, [r7, #32]
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e5      	bne.n	8006878 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2220      	movs	r2, #32
 80068c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e010      	b.n	80068f2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	69da      	ldr	r2, [r3, #28]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	4013      	ands	r3, r2
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	429a      	cmp	r2, r3
 80068de:	bf0c      	ite	eq
 80068e0:	2301      	moveq	r3, #1
 80068e2:	2300      	movne	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	79fb      	ldrb	r3, [r7, #7]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	f43f af46 	beq.w	800677c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3770      	adds	r7, #112	; 0x70
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b095      	sub	sp, #84	; 0x54
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800690a:	e853 3f00 	ldrex	r3, [r3]
 800690e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006912:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006916:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006920:	643b      	str	r3, [r7, #64]	; 0x40
 8006922:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006924:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006926:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006928:	e841 2300 	strex	r3, r2, [r1]
 800692c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1e6      	bne.n	8006902 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3308      	adds	r3, #8
 800693a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	e853 3f00 	ldrex	r3, [r3]
 8006942:	61fb      	str	r3, [r7, #28]
   return(result);
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800694a:	f023 0301 	bic.w	r3, r3, #1
 800694e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3308      	adds	r3, #8
 8006956:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006958:	62fa      	str	r2, [r7, #44]	; 0x2c
 800695a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800695e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e3      	bne.n	8006934 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006970:	2b01      	cmp	r3, #1
 8006972:	d118      	bne.n	80069a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	60bb      	str	r3, [r7, #8]
   return(result);
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f023 0310 	bic.w	r3, r3, #16
 8006988:	647b      	str	r3, [r7, #68]	; 0x44
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	461a      	mov	r2, r3
 8006990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006992:	61bb      	str	r3, [r7, #24]
 8006994:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	6979      	ldr	r1, [r7, #20]
 8006998:	69ba      	ldr	r2, [r7, #24]
 800699a:	e841 2300 	strex	r3, r2, [r1]
 800699e:	613b      	str	r3, [r7, #16]
   return(result);
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1e6      	bne.n	8006974 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2220      	movs	r2, #32
 80069aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	671a      	str	r2, [r3, #112]	; 0x70
}
 80069ba:	bf00      	nop
 80069bc:	3754      	adds	r7, #84	; 0x54
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b084      	sub	sp, #16
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f7ff fac1 	bl	8005f6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069ea:	bf00      	nop
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b088      	sub	sp, #32
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a0e:	61fb      	str	r3, [r7, #28]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	61bb      	str	r3, [r7, #24]
 8006a1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	6979      	ldr	r1, [r7, #20]
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	e841 2300 	strex	r3, r2, [r1]
 8006a24:	613b      	str	r3, [r7, #16]
   return(result);
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e6      	bne.n	80069fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff fa8c 	bl	8005f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a40:	bf00      	nop
 8006a42:	3720      	adds	r7, #32
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d101      	bne.n	8006a9a <HAL_UARTEx_DisableFifoMode+0x16>
 8006a96:	2302      	movs	r3, #2
 8006a98:	e027      	b.n	8006aea <HAL_UARTEx_DisableFifoMode+0x66>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2224      	movs	r2, #36	; 0x24
 8006aa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0201 	bic.w	r2, r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006ac8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2220      	movs	r2, #32
 8006adc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3714      	adds	r7, #20
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b084      	sub	sp, #16
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
 8006afe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d101      	bne.n	8006b0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b0a:	2302      	movs	r3, #2
 8006b0c:	e02d      	b.n	8006b6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2224      	movs	r2, #36	; 0x24
 8006b1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f022 0201 	bic.w	r2, r2, #1
 8006b34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f850 	bl	8006bf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b084      	sub	sp, #16
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
 8006b7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d101      	bne.n	8006b8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006b86:	2302      	movs	r3, #2
 8006b88:	e02d      	b.n	8006be6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2224      	movs	r2, #36	; 0x24
 8006b96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 0201 	bic.w	r2, r2, #1
 8006bb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f812 	bl	8006bf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
	...

08006bf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d108      	bne.n	8006c12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c10:	e031      	b.n	8006c76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c12:	2308      	movs	r3, #8
 8006c14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c16:	2308      	movs	r3, #8
 8006c18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	0e5b      	lsrs	r3, r3, #25
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	f003 0307 	and.w	r3, r3, #7
 8006c28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	0f5b      	lsrs	r3, r3, #29
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c3a:	7bbb      	ldrb	r3, [r7, #14]
 8006c3c:	7b3a      	ldrb	r2, [r7, #12]
 8006c3e:	4911      	ldr	r1, [pc, #68]	; (8006c84 <UARTEx_SetNbDataToProcess+0x94>)
 8006c40:	5c8a      	ldrb	r2, [r1, r2]
 8006c42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c46:	7b3a      	ldrb	r2, [r7, #12]
 8006c48:	490f      	ldr	r1, [pc, #60]	; (8006c88 <UARTEx_SetNbDataToProcess+0x98>)
 8006c4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c58:	7bfb      	ldrb	r3, [r7, #15]
 8006c5a:	7b7a      	ldrb	r2, [r7, #13]
 8006c5c:	4909      	ldr	r1, [pc, #36]	; (8006c84 <UARTEx_SetNbDataToProcess+0x94>)
 8006c5e:	5c8a      	ldrb	r2, [r1, r2]
 8006c60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c64:	7b7a      	ldrb	r2, [r7, #13]
 8006c66:	4908      	ldr	r1, [pc, #32]	; (8006c88 <UARTEx_SetNbDataToProcess+0x98>)
 8006c68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006c76:	bf00      	nop
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	080086d8 	.word	0x080086d8
 8006c88:	080086e0 	.word	0x080086e0

08006c8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006c92:	f7f9 fc35 	bl	8000500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006c96:	f000 f927 	bl	8006ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006c9a:	f000 fb3b 	bl	8007314 <MX_GPIO_Init>
  MX_DMA_Init();
 8006c9e:	f000 faff 	bl	80072a0 <MX_DMA_Init>
  MX_DAC1_Init();
 8006ca2:	f000 f973 	bl	8006f8c <MX_DAC1_Init>
  MX_TIM2_Init();
 8006ca6:	f000 fa61 	bl	800716c <MX_TIM2_Init>
  MX_DFSDM1_Init();
 8006caa:	f000 f9a3 	bl	8006ff4 <MX_DFSDM1_Init>
  MX_OCTOSPI1_Init();
 8006cae:	f000 fa07 	bl	80070c0 <MX_OCTOSPI1_Init>
  MX_USART1_UART_Init();
 8006cb2:	f000 faa9 	bl	8007208 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  BSP_QSPI_Init();
 8006cb6:	f000 fced 	bl	8007694 <BSP_QSPI_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8006cba:	4877      	ldr	r0, [pc, #476]	; (8006e98 <main+0x20c>)
 8006cbc:	f7fe f814 	bl	8004ce8 <HAL_TIM_Base_Start_IT>


  // Send start message of the game
  HAL_UART_Transmit(&huart1, startMessage, sizeof(startMessage), 100);
 8006cc0:	2364      	movs	r3, #100	; 0x64
 8006cc2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006cc6:	4975      	ldr	r1, [pc, #468]	; (8006e9c <main+0x210>)
 8006cc8:	4875      	ldr	r0, [pc, #468]	; (8006ea0 <main+0x214>)
 8006cca:	f7fe fcc1 	bl	8005650 <HAL_UART_Transmit>

  //Choose the game mode
  //wait until user enters if they played before - polling manner (for this rendition)
  while(rxdata[0] == '\000')
 8006cce:	e005      	b.n	8006cdc <main+0x50>
	  HAL_UART_Receive(&huart1, rxdata, sizeof(rxdata), 100);
 8006cd0:	2364      	movs	r3, #100	; 0x64
 8006cd2:	221e      	movs	r2, #30
 8006cd4:	4973      	ldr	r1, [pc, #460]	; (8006ea4 <main+0x218>)
 8006cd6:	4872      	ldr	r0, [pc, #456]	; (8006ea0 <main+0x214>)
 8006cd8:	f7fe fd51 	bl	800577e <HAL_UART_Receive>
  while(rxdata[0] == '\000')
 8006cdc:	4b71      	ldr	r3, [pc, #452]	; (8006ea4 <main+0x218>)
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d0f5      	beq.n	8006cd0 <main+0x44>

  if (rxdata[0] == '0'){
 8006ce4:	4b6f      	ldr	r3, [pc, #444]	; (8006ea4 <main+0x218>)
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	2b30      	cmp	r3, #48	; 0x30
 8006cea:	d10f      	bne.n	8006d0c <main+0x80>
 	 HAL_UART_Transmit(&huart1, recorderMessage, sizeof(recorderMessage), 100);
 8006cec:	2364      	movs	r3, #100	; 0x64
 8006cee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006cf2:	496d      	ldr	r1, [pc, #436]	; (8006ea8 <main+0x21c>)
 8006cf4:	486a      	ldr	r0, [pc, #424]	; (8006ea0 <main+0x214>)
 8006cf6:	f7fe fcab 	bl	8005650 <HAL_UART_Transmit>
 	 recorder = 1;
 8006cfa:	4b6c      	ldr	r3, [pc, #432]	; (8006eac <main+0x220>)
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	701a      	strb	r2, [r3, #0]
 	 player = 0;
 8006d00:	4b6b      	ldr	r3, [pc, #428]	; (8006eb0 <main+0x224>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	701a      	strb	r2, [r3, #0]
 	rxdata[0] ='\000';
 8006d06:	4b67      	ldr	r3, [pc, #412]	; (8006ea4 <main+0x218>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	701a      	strb	r2, [r3, #0]
   }
  if (rxdata[0] == '1'){
 8006d0c:	4b65      	ldr	r3, [pc, #404]	; (8006ea4 <main+0x218>)
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	2b31      	cmp	r3, #49	; 0x31
 8006d12:	d10f      	bne.n	8006d34 <main+0xa8>
 	 HAL_UART_Transmit(&huart1, playerMessage, sizeof(playerMessage), 100);
 8006d14:	2364      	movs	r3, #100	; 0x64
 8006d16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d1a:	4966      	ldr	r1, [pc, #408]	; (8006eb4 <main+0x228>)
 8006d1c:	4860      	ldr	r0, [pc, #384]	; (8006ea0 <main+0x214>)
 8006d1e:	f7fe fc97 	bl	8005650 <HAL_UART_Transmit>
 	 recorder = 0;
 8006d22:	4b62      	ldr	r3, [pc, #392]	; (8006eac <main+0x220>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	701a      	strb	r2, [r3, #0]
 	 player = 1;
 8006d28:	4b61      	ldr	r3, [pc, #388]	; (8006eb0 <main+0x224>)
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	701a      	strb	r2, [r3, #0]
 	 rxdata[0] ='\000';
 8006d2e:	4b5d      	ldr	r3, [pc, #372]	; (8006ea4 <main+0x218>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	701a      	strb	r2, [r3, #0]
   }

  if(recorder) {
 8006d34:	4b5d      	ldr	r3, [pc, #372]	; (8006eac <main+0x220>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d028      	beq.n	8006d8e <main+0x102>
 	  for(int i = 1; i < 30; i++) {
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	607b      	str	r3, [r7, #4]
 8006d40:	e011      	b.n	8006d66 <main+0xda>
 		  if(BSP_QSPI_Erase_Block((uint32_t) addr) != QSPI_OK)
 8006d42:	4b5d      	ldr	r3, [pc, #372]	; (8006eb8 <main+0x22c>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 fdfa 	bl	8007940 <BSP_QSPI_Erase_Block>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <main+0xca>
 		  	Error_Handler();
 8006d52:	f000 fc93 	bl	800767c <Error_Handler>
 		  addr = 0x010000*i;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	041b      	lsls	r3, r3, #16
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	4b56      	ldr	r3, [pc, #344]	; (8006eb8 <main+0x22c>)
 8006d5e:	601a      	str	r2, [r3, #0]
 	  for(int i = 1; i < 30; i++) {
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3301      	adds	r3, #1
 8006d64:	607b      	str	r3, [r7, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2b1d      	cmp	r3, #29
 8006d6a:	ddea      	ble.n	8006d42 <main+0xb6>
 	  }
 	  HAL_UART_Transmit(&huart1, recordingMessage, sizeof(recordingMessage), 100);
 8006d6c:	2364      	movs	r3, #100	; 0x64
 8006d6e:	2264      	movs	r2, #100	; 0x64
 8006d70:	4952      	ldr	r1, [pc, #328]	; (8006ebc <main+0x230>)
 8006d72:	484b      	ldr	r0, [pc, #300]	; (8006ea0 <main+0x214>)
 8006d74:	f7fe fc6c 	bl	8005650 <HAL_UART_Transmit>
 	  while(rxdata[0] == '\000')
 8006d78:	e005      	b.n	8006d86 <main+0xfa>
 	 	  HAL_UART_Receive(&huart1, rxdata, sizeof(rxdata), 100);
 8006d7a:	2364      	movs	r3, #100	; 0x64
 8006d7c:	221e      	movs	r2, #30
 8006d7e:	4949      	ldr	r1, [pc, #292]	; (8006ea4 <main+0x218>)
 8006d80:	4847      	ldr	r0, [pc, #284]	; (8006ea0 <main+0x214>)
 8006d82:	f7fe fcfc 	bl	800577e <HAL_UART_Receive>
 	  while(rxdata[0] == '\000')
 8006d86:	4b47      	ldr	r3, [pc, #284]	; (8006ea4 <main+0x218>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d0f5      	beq.n	8006d7a <main+0xee>
   }


  HAL_UART_Transmit(&huart1, chooseModeMessage, sizeof(chooseModeMessage), 100);
 8006d8e:	2364      	movs	r3, #100	; 0x64
 8006d90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d94:	494a      	ldr	r1, [pc, #296]	; (8006ec0 <main+0x234>)
 8006d96:	4842      	ldr	r0, [pc, #264]	; (8006ea0 <main+0x214>)
 8006d98:	f7fe fc5a 	bl	8005650 <HAL_UART_Transmit>
  while(rxdata[0] == '\000')
 8006d9c:	e005      	b.n	8006daa <main+0x11e>
 	  HAL_UART_Receive(&huart1, rxdata, sizeof(rxdata), 100);
 8006d9e:	2364      	movs	r3, #100	; 0x64
 8006da0:	221e      	movs	r2, #30
 8006da2:	4940      	ldr	r1, [pc, #256]	; (8006ea4 <main+0x218>)
 8006da4:	483e      	ldr	r0, [pc, #248]	; (8006ea0 <main+0x214>)
 8006da6:	f7fe fcea 	bl	800577e <HAL_UART_Receive>
  while(rxdata[0] == '\000')
 8006daa:	4b3e      	ldr	r3, [pc, #248]	; (8006ea4 <main+0x218>)
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d0f5      	beq.n	8006d9e <main+0x112>

  //Print starting message of memory game
  if (rxdata[0] == '0'){
 8006db2:	4b3c      	ldr	r3, [pc, #240]	; (8006ea4 <main+0x218>)
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	2b30      	cmp	r3, #48	; 0x30
 8006db8:	d10b      	bne.n	8006dd2 <main+0x146>
	 HAL_UART_Transmit(&huart1, clearCommand, sizeof(clearCommand), 100);
 8006dba:	2364      	movs	r3, #100	; 0x64
 8006dbc:	2264      	movs	r2, #100	; 0x64
 8006dbe:	4941      	ldr	r1, [pc, #260]	; (8006ec4 <main+0x238>)
 8006dc0:	4837      	ldr	r0, [pc, #220]	; (8006ea0 <main+0x214>)
 8006dc2:	f7fe fc45 	bl	8005650 <HAL_UART_Transmit>
	 HAL_UART_Transmit(&huart1, gameChosenMessage[0], sizeof(gameChosenMessage[0]), 100);
 8006dc6:	2364      	movs	r3, #100	; 0x64
 8006dc8:	2264      	movs	r2, #100	; 0x64
 8006dca:	493f      	ldr	r1, [pc, #252]	; (8006ec8 <main+0x23c>)
 8006dcc:	4834      	ldr	r0, [pc, #208]	; (8006ea0 <main+0x214>)
 8006dce:	f7fe fc3f 	bl	8005650 <HAL_UART_Transmit>
  }
  //Print starting message of direction game
  if (rxdata[0] == '1'){
 8006dd2:	4b34      	ldr	r3, [pc, #208]	; (8006ea4 <main+0x218>)
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b31      	cmp	r3, #49	; 0x31
 8006dd8:	d112      	bne.n	8006e00 <main+0x174>
	 HAL_UART_Transmit(&huart1, clearCommand, sizeof(clearCommand), 100);
 8006dda:	2364      	movs	r3, #100	; 0x64
 8006ddc:	2264      	movs	r2, #100	; 0x64
 8006dde:	4939      	ldr	r1, [pc, #228]	; (8006ec4 <main+0x238>)
 8006de0:	482f      	ldr	r0, [pc, #188]	; (8006ea0 <main+0x214>)
 8006de2:	f7fe fc35 	bl	8005650 <HAL_UART_Transmit>
	 HAL_UART_Transmit(&huart1, gameChosenMessage[1], sizeof(gameChosenMessage[1]), 100);
 8006de6:	2364      	movs	r3, #100	; 0x64
 8006de8:	2264      	movs	r2, #100	; 0x64
 8006dea:	4938      	ldr	r1, [pc, #224]	; (8006ecc <main+0x240>)
 8006dec:	482c      	ldr	r0, [pc, #176]	; (8006ea0 <main+0x214>)
 8006dee:	f7fe fc2f 	bl	8005650 <HAL_UART_Transmit>
	 /*
  if(BSP_QSPI_Read((uint8_t *) SEQUENCE_COPY, (uint32_t)  address[seq[0]], sizeof(SEQUENCE)) != QSPI_OK)
	 		Error_Handler();

	 HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) SEQUENCE_COPY, SEQUENCE_LENGTH, DAC_ALIGN_12B_R);*/
  while(answers[0] == '\000')
 8006df2:	e005      	b.n	8006e00 <main+0x174>
	  HAL_UART_Receive(&huart1, answers, sizeof(answers), 100);
 8006df4:	2364      	movs	r3, #100	; 0x64
 8006df6:	2205      	movs	r2, #5
 8006df8:	4935      	ldr	r1, [pc, #212]	; (8006ed0 <main+0x244>)
 8006dfa:	4829      	ldr	r0, [pc, #164]	; (8006ea0 <main+0x214>)
 8006dfc:	f7fe fcbf 	bl	800577e <HAL_UART_Receive>
  while(answers[0] == '\000')
 8006e00:	4b33      	ldr	r3, [pc, #204]	; (8006ed0 <main+0x244>)
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d0f5      	beq.n	8006df4 <main+0x168>
  HAL_Delay(timedelay); //this causes the answers array to be inaccurate
 8006e08:	4b32      	ldr	r3, [pc, #200]	; (8006ed4 <main+0x248>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7f9 fbeb 	bl	80005e8 <HAL_Delay>
  if(answers[0] != '\000'){
 8006e12:	4b2f      	ldr	r3, [pc, #188]	; (8006ed0 <main+0x244>)
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d0f2      	beq.n	8006e00 <main+0x174>
	  for (int i = 0 ; i < 5; i++) {
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	603b      	str	r3, [r7, #0]
 8006e1e:	e013      	b.n	8006e48 <main+0x1bc>
	          if (charseq[i] != (answers[i])) {
 8006e20:	4a2d      	ldr	r2, [pc, #180]	; (8006ed8 <main+0x24c>)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	4413      	add	r3, r2
 8006e26:	781a      	ldrb	r2, [r3, #0]
 8006e28:	4929      	ldr	r1, [pc, #164]	; (8006ed0 <main+0x244>)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	440b      	add	r3, r1
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d006      	beq.n	8006e42 <main+0x1b6>
	        	  wrongAnswer++;
 8006e34:	4b29      	ldr	r3, [pc, #164]	; (8006edc <main+0x250>)
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	4b27      	ldr	r3, [pc, #156]	; (8006edc <main+0x250>)
 8006e3e:	701a      	strb	r2, [r3, #0]
	        	  break;
 8006e40:	e005      	b.n	8006e4e <main+0x1c2>
	  for (int i = 0 ; i < 5; i++) {
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	3301      	adds	r3, #1
 8006e46:	603b      	str	r3, [r7, #0]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	2b04      	cmp	r3, #4
 8006e4c:	dde8      	ble.n	8006e20 <main+0x194>
	          }
	  }
	 if (wrongAnswer == 0){
 8006e4e:	4b23      	ldr	r3, [pc, #140]	; (8006edc <main+0x250>)
 8006e50:	781b      	ldrb	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d111      	bne.n	8006e7a <main+0x1ee>
		 HAL_UART_Transmit(&huart1, roundWin, sizeof(roundWin), 1000);
 8006e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e5e:	4920      	ldr	r1, [pc, #128]	; (8006ee0 <main+0x254>)
 8006e60:	480f      	ldr	r0, [pc, #60]	; (8006ea0 <main+0x214>)
 8006e62:	f7fe fbf5 	bl	8005650 <HAL_UART_Transmit>
		 timedelay -= 2000;
 8006e66:	4b1b      	ldr	r3, [pc, #108]	; (8006ed4 <main+0x248>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8006e6e:	4a19      	ldr	r2, [pc, #100]	; (8006ed4 <main+0x248>)
 8006e70:	6013      	str	r3, [r2, #0]
		 answers[0] = '\000';
 8006e72:	4b17      	ldr	r3, [pc, #92]	; (8006ed0 <main+0x244>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	701a      	strb	r2, [r3, #0]
 8006e78:	e7c2      	b.n	8006e00 <main+0x174>
	 }

	 else{
		 HAL_UART_Transmit(&huart1, roundLoss, sizeof(roundLoss), 1000);
 8006e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e82:	4918      	ldr	r1, [pc, #96]	; (8006ee4 <main+0x258>)
 8006e84:	4806      	ldr	r0, [pc, #24]	; (8006ea0 <main+0x214>)
 8006e86:	f7fe fbe3 	bl	8005650 <HAL_UART_Transmit>
		 wrongAnswer = 0;
 8006e8a:	4b14      	ldr	r3, [pc, #80]	; (8006edc <main+0x250>)
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	701a      	strb	r2, [r3, #0]
		 answers[0] = '\000';
 8006e90:	4b0f      	ldr	r3, [pc, #60]	; (8006ed0 <main+0x244>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	701a      	strb	r2, [r3, #0]
  while(answers[0] == '\000')
 8006e96:	e7b3      	b.n	8006e00 <main+0x174>
 8006e98:	20001b3c 	.word	0x20001b3c
 8006e9c:	20000878 	.word	0x20000878
 8006ea0:	20001b88 	.word	0x20001b88
 8006ea4:	2004fe94 	.word	0x2004fe94
 8006ea8:	20001048 	.word	0x20001048
 8006eac:	2004fe7c 	.word	0x2004fe7c
 8006eb0:	2004fe7d 	.word	0x2004fe7d
 8006eb4:	20000c60 	.word	0x20000c60
 8006eb8:	2004fe84 	.word	0x2004fe84
 8006ebc:	20000044 	.word	0x20000044
 8006ec0:	20001430 	.word	0x20001430
 8006ec4:	200018e0 	.word	0x200018e0
 8006ec8:	20001818 	.word	0x20001818
 8006ecc:	2000187c 	.word	0x2000187c
 8006ed0:	2004fe8c 	.word	0x2004fe8c
 8006ed4:	20000038 	.word	0x20000038
 8006ed8:	2000003c 	.word	0x2000003c
 8006edc:	2004fe91 	.word	0x2004fe91
 8006ee0:	200000a8 	.word	0x200000a8
 8006ee4:	20000490 	.word	0x20000490

08006ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b096      	sub	sp, #88	; 0x58
 8006eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006eee:	f107 0314 	add.w	r3, r7, #20
 8006ef2:	2244      	movs	r2, #68	; 0x44
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f001 fbce 	bl	8008698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006efc:	463b      	mov	r3, r7
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]
 8006f02:	605a      	str	r2, [r3, #4]
 8006f04:	609a      	str	r2, [r3, #8]
 8006f06:	60da      	str	r2, [r3, #12]
 8006f08:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006f0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006f0e:	f7fc f9ff 	bl	8003310 <HAL_PWREx_ControlVoltageScaling>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d001      	beq.n	8006f1c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8006f18:	f000 fbb0 	bl	800767c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006f1c:	2310      	movs	r3, #16
 8006f1e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006f20:	2301      	movs	r3, #1
 8006f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006f28:	2360      	movs	r3, #96	; 0x60
 8006f2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006f30:	2301      	movs	r3, #1
 8006f32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006f34:	2301      	movs	r3, #1
 8006f36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006f38:	2328      	movs	r3, #40	; 0x28
 8006f3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006f40:	2302      	movs	r3, #2
 8006f42:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006f44:	2302      	movs	r3, #2
 8006f46:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f48:	f107 0314 	add.w	r3, r7, #20
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7fc fa83 	bl	8003458 <HAL_RCC_OscConfig>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8006f58:	f000 fb90 	bl	800767c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006f5c:	230f      	movs	r3, #15
 8006f5e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006f60:	2303      	movs	r3, #3
 8006f62:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006f70:	463b      	mov	r3, r7
 8006f72:	2103      	movs	r1, #3
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fc fe89 	bl	8003c8c <HAL_RCC_ClockConfig>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8006f80:	f000 fb7c 	bl	800767c <Error_Handler>
  }
}
 8006f84:	bf00      	nop
 8006f86:	3758      	adds	r7, #88	; 0x58
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b08a      	sub	sp, #40	; 0x28
 8006f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8006f92:	463b      	mov	r3, r7
 8006f94:	2228      	movs	r2, #40	; 0x28
 8006f96:	2100      	movs	r1, #0
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f001 fb7d 	bl	8008698 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8006f9e:	4b13      	ldr	r3, [pc, #76]	; (8006fec <MX_DAC1_Init+0x60>)
 8006fa0:	4a13      	ldr	r2, [pc, #76]	; (8006ff0 <MX_DAC1_Init+0x64>)
 8006fa2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006fa4:	4811      	ldr	r0, [pc, #68]	; (8006fec <MX_DAC1_Init+0x60>)
 8006fa6:	f7f9 fc54 	bl	8000852 <HAL_DAC_Init>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8006fb0:	f000 fb64 	bl	800767c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8006fb8:	230a      	movs	r3, #10
 8006fba:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006fbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fc0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006fce:	463b      	mov	r3, r7
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4805      	ldr	r0, [pc, #20]	; (8006fec <MX_DAC1_Init+0x60>)
 8006fd6:	f7f9 fd85 	bl	8000ae4 <HAL_DAC_ConfigChannel>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8006fe0:	f000 fb4c 	bl	800767c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8006fe4:	bf00      	nop
 8006fe6:	3728      	adds	r7, #40	; 0x28
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	2000198c 	.word	0x2000198c
 8006ff0:	40007400 	.word	0x40007400

08006ff4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8006ff8:	4b2c      	ldr	r3, [pc, #176]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8006ffa:	4a2d      	ldr	r2, [pc, #180]	; (80070b0 <MX_DFSDM1_Init+0xbc>)
 8006ffc:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8006ffe:	4b2b      	ldr	r3, [pc, #172]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007000:	2200      	movs	r2, #0
 8007002:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8007004:	4b29      	ldr	r3, [pc, #164]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007006:	2201      	movs	r2, #1
 8007008:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800700a:	4b28      	ldr	r3, [pc, #160]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 800700c:	2201      	movs	r2, #1
 800700e:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8007010:	4b26      	ldr	r3, [pc, #152]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007012:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8007016:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 240;
 8007018:	4b24      	ldr	r3, [pc, #144]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 800701a:	22f0      	movs	r2, #240	; 0xf0
 800701c:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 800701e:	4b23      	ldr	r3, [pc, #140]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007020:	2201      	movs	r2, #1
 8007022:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8007024:	4821      	ldr	r0, [pc, #132]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007026:	f7f9 ffe7 	bl	8000ff8 <HAL_DFSDM_FilterInit>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8007030:	f000 fb24 	bl	800767c <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8007034:	4b1f      	ldr	r3, [pc, #124]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007036:	4a20      	ldr	r2, [pc, #128]	; (80070b8 <MX_DFSDM1_Init+0xc4>)
 8007038:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800703a:	4b1e      	ldr	r3, [pc, #120]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 800703c:	2201      	movs	r2, #1
 800703e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8007040:	4b1c      	ldr	r3, [pc, #112]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007042:	2200      	movs	r2, #0
 8007044:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 34;
 8007046:	4b1b      	ldr	r3, [pc, #108]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007048:	2222      	movs	r2, #34	; 0x22
 800704a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800704c:	4b19      	ldr	r3, [pc, #100]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 800704e:	2200      	movs	r2, #0
 8007050:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8007052:	4b18      	ldr	r3, [pc, #96]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007054:	2200      	movs	r2, #0
 8007056:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8007058:	4b16      	ldr	r3, [pc, #88]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 800705a:	2200      	movs	r2, #0
 800705c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800705e:	4b15      	ldr	r3, [pc, #84]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007060:	2200      	movs	r2, #0
 8007062:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8007064:	4b13      	ldr	r3, [pc, #76]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007066:	2204      	movs	r2, #4
 8007068:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800706a:	4b12      	ldr	r3, [pc, #72]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 800706c:	2200      	movs	r2, #0
 800706e:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8007070:	4b10      	ldr	r3, [pc, #64]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007072:	2201      	movs	r2, #1
 8007074:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8007076:	4b0f      	ldr	r3, [pc, #60]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007078:	2200      	movs	r2, #0
 800707a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 800707c:	4b0d      	ldr	r3, [pc, #52]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 800707e:	2200      	movs	r2, #0
 8007080:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8007082:	480c      	ldr	r0, [pc, #48]	; (80070b4 <MX_DFSDM1_Init+0xc0>)
 8007084:	f7f9 fef8 	bl	8000e78 <HAL_DFSDM_ChannelInit>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 800708e:	f000 faf5 	bl	800767c <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8007092:	2201      	movs	r2, #1
 8007094:	4909      	ldr	r1, [pc, #36]	; (80070bc <MX_DFSDM1_Init+0xc8>)
 8007096:	4805      	ldr	r0, [pc, #20]	; (80070ac <MX_DFSDM1_Init+0xb8>)
 8007098:	f7fa f888 	bl	80011ac <HAL_DFSDM_FilterConfigRegChannel>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d001      	beq.n	80070a6 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 80070a2:	f000 faeb 	bl	800767c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80070a6:	bf00      	nop
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	20001a00 	.word	0x20001a00
 80070b0:	40016100 	.word	0x40016100
 80070b4:	20001a54 	.word	0x20001a54
 80070b8:	40016040 	.word	0x40016040
 80070bc:	00020004 	.word	0x00020004

080070c0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b086      	sub	sp, #24
 80070c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80070c6:	1d3b      	adds	r3, r7, #4
 80070c8:	2200      	movs	r2, #0
 80070ca:	601a      	str	r2, [r3, #0]
 80070cc:	605a      	str	r2, [r3, #4]
 80070ce:	609a      	str	r2, [r3, #8]
 80070d0:	60da      	str	r2, [r3, #12]
 80070d2:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80070d4:	4b23      	ldr	r3, [pc, #140]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070d6:	4a24      	ldr	r2, [pc, #144]	; (8007168 <MX_OCTOSPI1_Init+0xa8>)
 80070d8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80070da:	4b22      	ldr	r3, [pc, #136]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070dc:	2201      	movs	r2, #1
 80070de:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80070e0:	4b20      	ldr	r3, [pc, #128]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070e2:	2200      	movs	r2, #0
 80070e4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80070e6:	4b1f      	ldr	r3, [pc, #124]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80070ec:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80070ee:	4b1d      	ldr	r3, [pc, #116]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070f0:	2220      	movs	r2, #32
 80070f2:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80070f4:	4b1b      	ldr	r3, [pc, #108]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070f6:	2201      	movs	r2, #1
 80070f8:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80070fa:	4b1a      	ldr	r3, [pc, #104]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 80070fc:	2200      	movs	r2, #0
 80070fe:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8007100:	4b18      	ldr	r3, [pc, #96]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 8007102:	2200      	movs	r2, #0
 8007104:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8007106:	4b17      	ldr	r3, [pc, #92]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 8007108:	2201      	movs	r2, #1
 800710a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800710c:	4b15      	ldr	r3, [pc, #84]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 800710e:	2200      	movs	r2, #0
 8007110:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8007112:	4b14      	ldr	r3, [pc, #80]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 8007114:	2200      	movs	r2, #0
 8007116:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8007118:	4b12      	ldr	r3, [pc, #72]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 800711a:	2200      	movs	r2, #0
 800711c:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800711e:	4b11      	ldr	r3, [pc, #68]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 8007120:	2208      	movs	r2, #8
 8007122:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8007124:	480f      	ldr	r0, [pc, #60]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 8007126:	f7fb f857 	bl	80021d8 <HAL_OSPI_Init>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8007130:	f000 faa4 	bl	800767c <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8007134:	2301      	movs	r3, #1
 8007136:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8007138:	2301      	movs	r3, #1
 800713a:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 800713c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8007140:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007142:	1d3b      	adds	r3, r7, #4
 8007144:	f241 3288 	movw	r2, #5000	; 0x1388
 8007148:	4619      	mov	r1, r3
 800714a:	4806      	ldr	r0, [pc, #24]	; (8007164 <MX_OCTOSPI1_Init+0xa4>)
 800714c:	f7fb fb42 	bl	80027d4 <HAL_OSPIM_Config>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8007156:	f000 fa91 	bl	800767c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 800715a:	bf00      	nop
 800715c:	3718      	adds	r7, #24
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	20001aec 	.word	0x20001aec
 8007168:	a0001000 	.word	0xa0001000

0800716c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b088      	sub	sp, #32
 8007170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007172:	f107 0310 	add.w	r3, r7, #16
 8007176:	2200      	movs	r2, #0
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	605a      	str	r2, [r3, #4]
 800717c:	609a      	str	r2, [r3, #8]
 800717e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007180:	1d3b      	adds	r3, r7, #4
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	605a      	str	r2, [r3, #4]
 8007188:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800718a:	4b1e      	ldr	r3, [pc, #120]	; (8007204 <MX_TIM2_Init+0x98>)
 800718c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007190:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007192:	4b1c      	ldr	r3, [pc, #112]	; (8007204 <MX_TIM2_Init+0x98>)
 8007194:	2200      	movs	r2, #0
 8007196:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007198:	4b1a      	ldr	r3, [pc, #104]	; (8007204 <MX_TIM2_Init+0x98>)
 800719a:	2200      	movs	r2, #0
 800719c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8000;
 800719e:	4b19      	ldr	r3, [pc, #100]	; (8007204 <MX_TIM2_Init+0x98>)
 80071a0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80071a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80071a6:	4b17      	ldr	r3, [pc, #92]	; (8007204 <MX_TIM2_Init+0x98>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80071ac:	4b15      	ldr	r3, [pc, #84]	; (8007204 <MX_TIM2_Init+0x98>)
 80071ae:	2200      	movs	r2, #0
 80071b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80071b2:	4814      	ldr	r0, [pc, #80]	; (8007204 <MX_TIM2_Init+0x98>)
 80071b4:	f7fd fd40 	bl	8004c38 <HAL_TIM_Base_Init>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80071be:	f000 fa5d 	bl	800767c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80071c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80071c8:	f107 0310 	add.w	r3, r7, #16
 80071cc:	4619      	mov	r1, r3
 80071ce:	480d      	ldr	r0, [pc, #52]	; (8007204 <MX_TIM2_Init+0x98>)
 80071d0:	f7fd ff19 	bl	8005006 <HAL_TIM_ConfigClockSource>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80071da:	f000 fa4f 	bl	800767c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80071de:	2320      	movs	r3, #32
 80071e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80071e2:	2300      	movs	r3, #0
 80071e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80071e6:	1d3b      	adds	r3, r7, #4
 80071e8:	4619      	mov	r1, r3
 80071ea:	4806      	ldr	r0, [pc, #24]	; (8007204 <MX_TIM2_Init+0x98>)
 80071ec:	f7fe f93a 	bl	8005464 <HAL_TIMEx_MasterConfigSynchronization>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80071f6:	f000 fa41 	bl	800767c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80071fa:	bf00      	nop
 80071fc:	3720      	adds	r7, #32
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	20001b3c 	.word	0x20001b3c

08007208 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800720c:	4b22      	ldr	r3, [pc, #136]	; (8007298 <MX_USART1_UART_Init+0x90>)
 800720e:	4a23      	ldr	r2, [pc, #140]	; (800729c <MX_USART1_UART_Init+0x94>)
 8007210:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007212:	4b21      	ldr	r3, [pc, #132]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007218:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800721a:	4b1f      	ldr	r3, [pc, #124]	; (8007298 <MX_USART1_UART_Init+0x90>)
 800721c:	2200      	movs	r2, #0
 800721e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007220:	4b1d      	ldr	r3, [pc, #116]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007222:	2200      	movs	r2, #0
 8007224:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007226:	4b1c      	ldr	r3, [pc, #112]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007228:	2200      	movs	r2, #0
 800722a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800722c:	4b1a      	ldr	r3, [pc, #104]	; (8007298 <MX_USART1_UART_Init+0x90>)
 800722e:	220c      	movs	r2, #12
 8007230:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007232:	4b19      	ldr	r3, [pc, #100]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007234:	2200      	movs	r2, #0
 8007236:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007238:	4b17      	ldr	r3, [pc, #92]	; (8007298 <MX_USART1_UART_Init+0x90>)
 800723a:	2200      	movs	r2, #0
 800723c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800723e:	4b16      	ldr	r3, [pc, #88]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007240:	2200      	movs	r2, #0
 8007242:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007244:	4b14      	ldr	r3, [pc, #80]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007246:	2200      	movs	r2, #0
 8007248:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800724a:	4b13      	ldr	r3, [pc, #76]	; (8007298 <MX_USART1_UART_Init+0x90>)
 800724c:	2200      	movs	r2, #0
 800724e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007250:	4811      	ldr	r0, [pc, #68]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007252:	f7fe f9ad 	bl	80055b0 <HAL_UART_Init>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d001      	beq.n	8007260 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800725c:	f000 fa0e 	bl	800767c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007260:	2100      	movs	r1, #0
 8007262:	480d      	ldr	r0, [pc, #52]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007264:	f7ff fc47 	bl	8006af6 <HAL_UARTEx_SetTxFifoThreshold>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800726e:	f000 fa05 	bl	800767c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007272:	2100      	movs	r1, #0
 8007274:	4808      	ldr	r0, [pc, #32]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007276:	f7ff fc7c 	bl	8006b72 <HAL_UARTEx_SetRxFifoThreshold>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8007280:	f000 f9fc 	bl	800767c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007284:	4804      	ldr	r0, [pc, #16]	; (8007298 <MX_USART1_UART_Init+0x90>)
 8007286:	f7ff fbfd 	bl	8006a84 <HAL_UARTEx_DisableFifoMode>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8007290:	f000 f9f4 	bl	800767c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007294:	bf00      	nop
 8007296:	bd80      	pop	{r7, pc}
 8007298:	20001b88 	.word	0x20001b88
 800729c:	40013800 	.word	0x40013800

080072a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80072a6:	4b1a      	ldr	r3, [pc, #104]	; (8007310 <MX_DMA_Init+0x70>)
 80072a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072aa:	4a19      	ldr	r2, [pc, #100]	; (8007310 <MX_DMA_Init+0x70>)
 80072ac:	f043 0304 	orr.w	r3, r3, #4
 80072b0:	6493      	str	r3, [r2, #72]	; 0x48
 80072b2:	4b17      	ldr	r3, [pc, #92]	; (8007310 <MX_DMA_Init+0x70>)
 80072b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072b6:	f003 0304 	and.w	r3, r3, #4
 80072ba:	607b      	str	r3, [r7, #4]
 80072bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80072be:	4b14      	ldr	r3, [pc, #80]	; (8007310 <MX_DMA_Init+0x70>)
 80072c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072c2:	4a13      	ldr	r2, [pc, #76]	; (8007310 <MX_DMA_Init+0x70>)
 80072c4:	f043 0301 	orr.w	r3, r3, #1
 80072c8:	6493      	str	r3, [r2, #72]	; 0x48
 80072ca:	4b11      	ldr	r3, [pc, #68]	; (8007310 <MX_DMA_Init+0x70>)
 80072cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ce:	f003 0301 	and.w	r3, r3, #1
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80072d6:	2200      	movs	r2, #0
 80072d8:	2100      	movs	r1, #0
 80072da:	200b      	movs	r0, #11
 80072dc:	f7f9 fa83 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80072e0:	200b      	movs	r0, #11
 80072e2:	f7f9 fa9c 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80072e6:	2200      	movs	r2, #0
 80072e8:	2100      	movs	r1, #0
 80072ea:	200c      	movs	r0, #12
 80072ec:	f7f9 fa7b 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80072f0:	200c      	movs	r0, #12
 80072f2:	f7f9 fa94 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80072f6:	2200      	movs	r2, #0
 80072f8:	2100      	movs	r1, #0
 80072fa:	200d      	movs	r0, #13
 80072fc:	f7f9 fa73 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007300:	200d      	movs	r0, #13
 8007302:	f7f9 fa8c 	bl	800081e <HAL_NVIC_EnableIRQ>

}
 8007306:	bf00      	nop
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40021000 	.word	0x40021000

08007314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08a      	sub	sp, #40	; 0x28
 8007318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800731a:	f107 0314 	add.w	r3, r7, #20
 800731e:	2200      	movs	r2, #0
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	605a      	str	r2, [r3, #4]
 8007324:	609a      	str	r2, [r3, #8]
 8007326:	60da      	str	r2, [r3, #12]
 8007328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800732a:	4b39      	ldr	r3, [pc, #228]	; (8007410 <MX_GPIO_Init+0xfc>)
 800732c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800732e:	4a38      	ldr	r2, [pc, #224]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007330:	f043 0310 	orr.w	r3, r3, #16
 8007334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007336:	4b36      	ldr	r3, [pc, #216]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800733a:	f003 0310 	and.w	r3, r3, #16
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007342:	4b33      	ldr	r3, [pc, #204]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007346:	4a32      	ldr	r2, [pc, #200]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007348:	f043 0304 	orr.w	r3, r3, #4
 800734c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800734e:	4b30      	ldr	r3, [pc, #192]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007352:	f003 0304 	and.w	r3, r3, #4
 8007356:	60fb      	str	r3, [r7, #12]
 8007358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800735a:	4b2d      	ldr	r3, [pc, #180]	; (8007410 <MX_GPIO_Init+0xfc>)
 800735c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800735e:	4a2c      	ldr	r2, [pc, #176]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007360:	f043 0301 	orr.w	r3, r3, #1
 8007364:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007366:	4b2a      	ldr	r3, [pc, #168]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	60bb      	str	r3, [r7, #8]
 8007370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007372:	4b27      	ldr	r3, [pc, #156]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007376:	4a26      	ldr	r2, [pc, #152]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007378:	f043 0302 	orr.w	r3, r3, #2
 800737c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800737e:	4b24      	ldr	r3, [pc, #144]	; (8007410 <MX_GPIO_Init+0xfc>)
 8007380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007382:	f003 0302 	and.w	r3, r3, #2
 8007386:	607b      	str	r3, [r7, #4]
 8007388:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(redLED_GPIO_Port, redLED_Pin, GPIO_PIN_RESET);
 800738a:	2200      	movs	r2, #0
 800738c:	2108      	movs	r1, #8
 800738e:	4821      	ldr	r0, [pc, #132]	; (8007414 <MX_GPIO_Init+0x100>)
 8007390:	f7fa fed8 	bl	8002144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(greenLED_GPIO_Port, greenLED_Pin, GPIO_PIN_RESET);
 8007394:	2200      	movs	r2, #0
 8007396:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800739a:	481f      	ldr	r0, [pc, #124]	; (8007418 <MX_GPIO_Init+0x104>)
 800739c:	f7fa fed2 	bl	8002144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : redLED_Pin */
  GPIO_InitStruct.Pin = redLED_Pin;
 80073a0:	2308      	movs	r3, #8
 80073a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073a4:	2301      	movs	r3, #1
 80073a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073a8:	2300      	movs	r3, #0
 80073aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073ac:	2300      	movs	r3, #0
 80073ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(redLED_GPIO_Port, &GPIO_InitStruct);
 80073b0:	f107 0314 	add.w	r3, r7, #20
 80073b4:	4619      	mov	r1, r3
 80073b6:	4817      	ldr	r0, [pc, #92]	; (8007414 <MX_GPIO_Init+0x100>)
 80073b8:	f7fa fc40 	bl	8001c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : pushButton_Pin */
  GPIO_InitStruct.Pin = pushButton_Pin;
 80073bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80073c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80073c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80073c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073c8:	2300      	movs	r3, #0
 80073ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(pushButton_GPIO_Port, &GPIO_InitStruct);
 80073cc:	f107 0314 	add.w	r3, r7, #20
 80073d0:	4619      	mov	r1, r3
 80073d2:	4812      	ldr	r0, [pc, #72]	; (800741c <MX_GPIO_Init+0x108>)
 80073d4:	f7fa fc32 	bl	8001c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : greenLED_Pin */
  GPIO_InitStruct.Pin = greenLED_Pin;
 80073d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80073dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073de:	2301      	movs	r3, #1
 80073e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073e6:	2300      	movs	r3, #0
 80073e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(greenLED_GPIO_Port, &GPIO_InitStruct);
 80073ea:	f107 0314 	add.w	r3, r7, #20
 80073ee:	4619      	mov	r1, r3
 80073f0:	4809      	ldr	r0, [pc, #36]	; (8007418 <MX_GPIO_Init+0x104>)
 80073f2:	f7fa fc23 	bl	8001c3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80073f6:	2200      	movs	r2, #0
 80073f8:	2100      	movs	r1, #0
 80073fa:	2028      	movs	r0, #40	; 0x28
 80073fc:	f7f9 f9f3 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007400:	2028      	movs	r0, #40	; 0x28
 8007402:	f7f9 fa0c 	bl	800081e <HAL_NVIC_EnableIRQ>

}
 8007406:	bf00      	nop
 8007408:	3728      	adds	r7, #40	; 0x28
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	40021000 	.word	0x40021000
 8007414:	48001000 	.word	0x48001000
 8007418:	48000400 	.word	0x48000400
 800741c:	48000800 	.word	0x48000800

08007420 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af02      	add	r7, sp, #8
 8007426:	4603      	mov	r3, r0
 8007428:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == pushButton_Pin) {
 800742a:	88fb      	ldrh	r3, [r7, #6]
 800742c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007430:	d137      	bne.n	80074a2 <HAL_GPIO_EXTI_Callback+0x82>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8007432:	2100      	movs	r1, #0
 8007434:	481d      	ldr	r0, [pc, #116]	; (80074ac <HAL_GPIO_EXTI_Callback+0x8c>)
 8007436:	f7f9 fafb 	bl	8000a30 <HAL_DAC_Stop_DMA>
		HAL_GPIO_TogglePin(greenLED_GPIO_Port, greenLED_Pin);
 800743a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800743e:	481c      	ldr	r0, [pc, #112]	; (80074b0 <HAL_GPIO_EXTI_Callback+0x90>)
 8007440:	f7fa fe98 	bl	8002174 <HAL_GPIO_TogglePin>

		if(recorder)
 8007444:	4b1b      	ldr	r3, [pc, #108]	; (80074b4 <HAL_GPIO_EXTI_Callback+0x94>)
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d005      	beq.n	8007458 <HAL_GPIO_EXTI_Callback+0x38>
			HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, SEQUENCE, SEQUENCE_LENGTH);
 800744c:	f649 4240 	movw	r2, #40000	; 0x9c40
 8007450:	4919      	ldr	r1, [pc, #100]	; (80074b8 <HAL_GPIO_EXTI_Callback+0x98>)
 8007452:	481a      	ldr	r0, [pc, #104]	; (80074bc <HAL_GPIO_EXTI_Callback+0x9c>)
 8007454:	f7f9 fef0 	bl	8001238 <HAL_DFSDM_FilterRegularStart_DMA>

		if(player) {
 8007458:	4b19      	ldr	r3, [pc, #100]	; (80074c0 <HAL_GPIO_EXTI_Callback+0xa0>)
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d020      	beq.n	80074a2 <HAL_GPIO_EXTI_Callback+0x82>
				test = address[seq[j]];
 8007460:	4b18      	ldr	r3, [pc, #96]	; (80074c4 <HAL_GPIO_EXTI_Callback+0xa4>)
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	461a      	mov	r2, r3
 8007466:	4b18      	ldr	r3, [pc, #96]	; (80074c8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8007468:	5c9b      	ldrb	r3, [r3, r2]
 800746a:	461a      	mov	r2, r3
 800746c:	4b17      	ldr	r3, [pc, #92]	; (80074cc <HAL_GPIO_EXTI_Callback+0xac>)
 800746e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007472:	461a      	mov	r2, r3
 8007474:	4b16      	ldr	r3, [pc, #88]	; (80074d0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007476:	601a      	str	r2, [r3, #0]
				if(BSP_QSPI_Read((uint8_t *) SEQUENCE_COPY, (uint32_t)  test, sizeof(SEQUENCE)) != QSPI_OK)
 8007478:	4b15      	ldr	r3, [pc, #84]	; (80074d0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a15      	ldr	r2, [pc, #84]	; (80074d4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800747e:	4619      	mov	r1, r3
 8007480:	4815      	ldr	r0, [pc, #84]	; (80074d8 <HAL_GPIO_EXTI_Callback+0xb8>)
 8007482:	f000 f985 	bl	8007790 <BSP_QSPI_Read>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <HAL_GPIO_EXTI_Callback+0x70>
					Error_Handler();
 800748c:	f000 f8f6 	bl	800767c <Error_Handler>
				HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) SEQUENCE_COPY, SEQUENCE_LENGTH, DAC_ALIGN_12B_R);
 8007490:	2300      	movs	r3, #0
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007498:	4a0f      	ldr	r2, [pc, #60]	; (80074d8 <HAL_GPIO_EXTI_Callback+0xb8>)
 800749a:	2100      	movs	r1, #0
 800749c:	4803      	ldr	r0, [pc, #12]	; (80074ac <HAL_GPIO_EXTI_Callback+0x8c>)
 800749e:	f7f9 f9fb 	bl	8000898 <HAL_DAC_Start_DMA>

		}
	}
}
 80074a2:	bf00      	nop
 80074a4:	3708      	adds	r7, #8
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	2000198c 	.word	0x2000198c
 80074b0:	48000400 	.word	0x48000400
 80074b4:	2004fe7c 	.word	0x2004fe7c
 80074b8:	20001c78 	.word	0x20001c78
 80074bc:	20001a00 	.word	0x20001a00
 80074c0:	2004fe7d 	.word	0x2004fe7d
 80074c4:	2004fe88 	.word	0x2004fe88
 80074c8:	20000030 	.word	0x20000030
 80074cc:	20000008 	.word	0x20000008
 80074d0:	2004fe80 	.word	0x2004fe80
 80074d4:	00027100 	.word	0x00027100
 80074d8:	20028d78 	.word	0x20028d78

080074dc <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	6078      	str	r0, [r7, #4]

	if(player) {
 80074e4:	4b1b      	ldr	r3, [pc, #108]	; (8007554 <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d02e      	beq.n	800754a <HAL_DAC_ConvCpltCallbackCh1+0x6e>
	j = j + 1;
 80074ec:	4b1a      	ldr	r3, [pc, #104]	; (8007558 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	3301      	adds	r3, #1
 80074f2:	b2da      	uxtb	r2, r3
 80074f4:	4b18      	ldr	r3, [pc, #96]	; (8007558 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 80074f6:	701a      	strb	r2, [r3, #0]
	test = address[seq[j]];
 80074f8:	4b17      	ldr	r3, [pc, #92]	; (8007558 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	461a      	mov	r2, r3
 80074fe:	4b17      	ldr	r3, [pc, #92]	; (800755c <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 8007500:	5c9b      	ldrb	r3, [r3, r2]
 8007502:	461a      	mov	r2, r3
 8007504:	4b16      	ldr	r3, [pc, #88]	; (8007560 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 8007506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800750a:	461a      	mov	r2, r3
 800750c:	4b15      	ldr	r3, [pc, #84]	; (8007564 <HAL_DAC_ConvCpltCallbackCh1+0x88>)
 800750e:	601a      	str	r2, [r3, #0]
	if(BSP_QSPI_Read((uint8_t *) SEQUENCE_COPY, (uint32_t)  test, sizeof(SEQUENCE)) != QSPI_OK)
 8007510:	4b14      	ldr	r3, [pc, #80]	; (8007564 <HAL_DAC_ConvCpltCallbackCh1+0x88>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a14      	ldr	r2, [pc, #80]	; (8007568 <HAL_DAC_ConvCpltCallbackCh1+0x8c>)
 8007516:	4619      	mov	r1, r3
 8007518:	4814      	ldr	r0, [pc, #80]	; (800756c <HAL_DAC_ConvCpltCallbackCh1+0x90>)
 800751a:	f000 f939 	bl	8007790 <BSP_QSPI_Read>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <HAL_DAC_ConvCpltCallbackCh1+0x4c>
		Error_Handler();
 8007524:	f000 f8aa 	bl	800767c <Error_Handler>

	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) SEQUENCE_COPY, SEQUENCE_LENGTH, DAC_ALIGN_12B_R);
 8007528:	2300      	movs	r3, #0
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007530:	4a0e      	ldr	r2, [pc, #56]	; (800756c <HAL_DAC_ConvCpltCallbackCh1+0x90>)
 8007532:	2100      	movs	r1, #0
 8007534:	480e      	ldr	r0, [pc, #56]	; (8007570 <HAL_DAC_ConvCpltCallbackCh1+0x94>)
 8007536:	f7f9 f9af 	bl	8000898 <HAL_DAC_Start_DMA>

	if (j == 5) {
 800753a:	4b07      	ldr	r3, [pc, #28]	; (8007558 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	2b05      	cmp	r3, #5
 8007540:	d103      	bne.n	800754a <HAL_DAC_ConvCpltCallbackCh1+0x6e>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8007542:	2100      	movs	r1, #0
 8007544:	480a      	ldr	r0, [pc, #40]	; (8007570 <HAL_DAC_ConvCpltCallbackCh1+0x94>)
 8007546:	f7f9 fa73 	bl	8000a30 <HAL_DAC_Stop_DMA>
	}
	}

}
 800754a:	bf00      	nop
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	2004fe7d 	.word	0x2004fe7d
 8007558:	2004fe88 	.word	0x2004fe88
 800755c:	20000030 	.word	0x20000030
 8007560:	20000008 	.word	0x20000008
 8007564:	2004fe80 	.word	0x2004fe80
 8007568:	00027100 	.word	0x00027100
 800756c:	20028d78 	.word	0x20028d78
 8007570:	2000198c 	.word	0x2000198c

08007574 <HAL_DFSDM_FilterRegConvCpltCallback>:


void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter ) {
 8007574:	b580      	push	{r7, lr}
 8007576:	b086      	sub	sp, #24
 8007578:	af02      	add	r7, sp, #8
 800757a:	6078      	str	r0, [r7, #4]

	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 800757c:	4837      	ldr	r0, [pc, #220]	; (800765c <HAL_DFSDM_FilterRegConvCpltCallback+0xe8>)
 800757e:	f7f9 fedd 	bl	800133c <HAL_DFSDM_FilterRegularStop_DMA>
	for(uint32_t i = 0 ; i < SEQUENCE_LENGTH; i++ ){
 8007582:	2300      	movs	r3, #0
 8007584:	60fb      	str	r3, [r7, #12]
 8007586:	e02b      	b.n	80075e0 <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>
		SEQUENCE[i] = SEQUENCE[i] >> 8; // 24 bit signed  :  8,388,608 : 8,388,607
 8007588:	4a35      	ldr	r2, [pc, #212]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007590:	121a      	asrs	r2, r3, #8
 8007592:	4933      	ldr	r1, [pc, #204]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(SEQUENCE[i] < 0 ) {
 800759a:	4a31      	ldr	r2, [pc, #196]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	da09      	bge.n	80075ba <HAL_DFSDM_FilterRegConvCpltCallback+0x46>
			SEQUENCE[i]= SEQUENCE[i]+ (1<<24);
 80075a6:	4a2e      	ldr	r2, [pc, #184]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ae:	f103 7280 	add.w	r2, r3, #16777216	; 0x1000000
 80075b2:	492b      	ldr	r1, [pc, #172]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		if( SEQUENCE[i] >= 4096) {
 80075ba:	4a29      	ldr	r2, [pc, #164]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c6:	db08      	blt.n	80075da <HAL_DFSDM_FilterRegConvCpltCallback+0x66>
			SEQUENCE[i] = SEQUENCE[i] >> 12;
 80075c8:	4a25      	ldr	r2, [pc, #148]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075d0:	131a      	asrs	r2, r3, #12
 80075d2:	4923      	ldr	r1, [pc, #140]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(uint32_t i = 0 ; i < SEQUENCE_LENGTH; i++ ){
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	3301      	adds	r3, #1
 80075de:	60fb      	str	r3, [r7, #12]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f649 423f 	movw	r2, #39999	; 0x9c3f
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d9ce      	bls.n	8007588 <HAL_DFSDM_FilterRegConvCpltCallback+0x14>
		}
	}
	if(BSP_QSPI_Write((uint8_t *) SEQUENCE, (uint32_t) address[pushButtonCounter], sizeof(SEQUENCE)) != QSPI_OK){
 80075ea:	4b1e      	ldr	r3, [pc, #120]	; (8007664 <HAL_DFSDM_FilterRegConvCpltCallback+0xf0>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a1e      	ldr	r2, [pc, #120]	; (8007668 <HAL_DFSDM_FilterRegConvCpltCallback+0xf4>)
 80075f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075f4:	4a1d      	ldr	r2, [pc, #116]	; (800766c <HAL_DFSDM_FilterRegConvCpltCallback+0xf8>)
 80075f6:	4619      	mov	r1, r3
 80075f8:	4819      	ldr	r0, [pc, #100]	; (8007660 <HAL_DFSDM_FilterRegConvCpltCallback+0xec>)
 80075fa:	f000 f91b 	bl	8007834 <BSP_QSPI_Write>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d001      	beq.n	8007608 <HAL_DFSDM_FilterRegConvCpltCallback+0x94>
		Error_Handler();
 8007604:	f000 f83a 	bl	800767c <Error_Handler>
	}
	if(BSP_QSPI_Read((uint8_t *) SEQUENCE_COPY, (uint32_t) address[pushButtonCounter], sizeof(SEQUENCE)) != QSPI_OK){
 8007608:	4b16      	ldr	r3, [pc, #88]	; (8007664 <HAL_DFSDM_FilterRegConvCpltCallback+0xf0>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a16      	ldr	r2, [pc, #88]	; (8007668 <HAL_DFSDM_FilterRegConvCpltCallback+0xf4>)
 800760e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007612:	4a16      	ldr	r2, [pc, #88]	; (800766c <HAL_DFSDM_FilterRegConvCpltCallback+0xf8>)
 8007614:	4619      	mov	r1, r3
 8007616:	4816      	ldr	r0, [pc, #88]	; (8007670 <HAL_DFSDM_FilterRegConvCpltCallback+0xfc>)
 8007618:	f000 f8ba 	bl	8007790 <BSP_QSPI_Read>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d001      	beq.n	8007626 <HAL_DFSDM_FilterRegConvCpltCallback+0xb2>
		Error_Handler();
 8007622:	f000 f82b 	bl	800767c <Error_Handler>
	}
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) SEQUENCE_COPY, SEQUENCE_LENGTH, DAC_ALIGN_12B_R);
 8007626:	2300      	movs	r3, #0
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800762e:	4a10      	ldr	r2, [pc, #64]	; (8007670 <HAL_DFSDM_FilterRegConvCpltCallback+0xfc>)
 8007630:	2100      	movs	r1, #0
 8007632:	4810      	ldr	r0, [pc, #64]	; (8007674 <HAL_DFSDM_FilterRegConvCpltCallback+0x100>)
 8007634:	f7f9 f930 	bl	8000898 <HAL_DAC_Start_DMA>
	pushButtonCounter = (pushButtonCounter + 1) % 10;
 8007638:	4b0a      	ldr	r3, [pc, #40]	; (8007664 <HAL_DFSDM_FilterRegConvCpltCallback+0xf0>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	1c59      	adds	r1, r3, #1
 800763e:	4b0e      	ldr	r3, [pc, #56]	; (8007678 <HAL_DFSDM_FilterRegConvCpltCallback+0x104>)
 8007640:	fba3 2301 	umull	r2, r3, r3, r1
 8007644:	08da      	lsrs	r2, r3, #3
 8007646:	4613      	mov	r3, r2
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4413      	add	r3, r2
 800764c:	005b      	lsls	r3, r3, #1
 800764e:	1aca      	subs	r2, r1, r3
 8007650:	4b04      	ldr	r3, [pc, #16]	; (8007664 <HAL_DFSDM_FilterRegConvCpltCallback+0xf0>)
 8007652:	601a      	str	r2, [r3, #0]

}
 8007654:	bf00      	nop
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	20001a00 	.word	0x20001a00
 8007660:	20001c78 	.word	0x20001c78
 8007664:	2004fe78 	.word	0x2004fe78
 8007668:	20000008 	.word	0x20000008
 800766c:	00027100 	.word	0x00027100
 8007670:	20028d78 	.word	0x20028d78
 8007674:	2000198c 	.word	0x2000198c
 8007678:	cccccccd 	.word	0xcccccccd

0800767c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(redLED_GPIO_Port, redLED_Pin, GPIO_PIN_RESET);
 8007680:	2200      	movs	r2, #0
 8007682:	2108      	movs	r1, #8
 8007684:	4802      	ldr	r0, [pc, #8]	; (8007690 <Error_Handler+0x14>)
 8007686:	f7fa fd5d 	bl	8002144 <HAL_GPIO_WritePin>
	__BKPT();
 800768a:	be00      	bkpt	0x0000

  /* USER CODE END Error_Handler_Debug */
}
 800768c:	bf00      	nop
 800768e:	bd80      	pop	{r7, pc}
 8007690:	48001000 	.word	0x48001000

08007694 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800769a:	4b3b      	ldr	r3, [pc, #236]	; (8007788 <BSP_QSPI_Init+0xf4>)
 800769c:	4a3b      	ldr	r2, [pc, #236]	; (800778c <BSP_QSPI_Init+0xf8>)
 800769e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 80076a0:	4839      	ldr	r0, [pc, #228]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076a2:	f7fa fe43 	bl	800232c <HAL_OSPI_DeInit>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d001      	beq.n	80076b0 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e067      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80076b0:	f000 f990 	bl	80079d4 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80076b4:	4b34      	ldr	r3, [pc, #208]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076b6:	2204      	movs	r2, #4
 80076b8:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80076ba:	4b33      	ldr	r3, [pc, #204]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076bc:	2200      	movs	r2, #0
 80076be:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80076c0:	4b31      	ldr	r3, [pc, #196]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80076c6:	60da      	str	r2, [r3, #12]
 80076c8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80076cc:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	fa93 f3a3 	rbit	r3, r3
 80076d4:	607b      	str	r3, [r7, #4]
  return result;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <BSP_QSPI_Init+0x50>
    return 32U;
 80076e0:	2320      	movs	r3, #32
 80076e2:	e003      	b.n	80076ec <BSP_QSPI_Init+0x58>
  return __builtin_clz(value);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	fab3 f383 	clz	r3, r3
 80076ea:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80076ec:	461a      	mov	r2, r3
 80076ee:	4b26      	ldr	r3, [pc, #152]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076f0:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80076f2:	4b25      	ldr	r3, [pc, #148]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076f4:	2201      	movs	r2, #1
 80076f6:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 80076f8:	4b23      	ldr	r3, [pc, #140]	; (8007788 <BSP_QSPI_Init+0xf4>)
 80076fa:	2200      	movs	r2, #0
 80076fc:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 80076fe:	4b22      	ldr	r3, [pc, #136]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007700:	2200      	movs	r2, #0
 8007702:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8007704:	4b20      	ldr	r3, [pc, #128]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007706:	2204      	movs	r2, #4
 8007708:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800770a:	4b1f      	ldr	r3, [pc, #124]	; (8007788 <BSP_QSPI_Init+0xf4>)
 800770c:	2200      	movs	r2, #0
 800770e:	625a      	str	r2, [r3, #36]	; 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8007710:	4b1d      	ldr	r3, [pc, #116]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007716:	629a      	str	r2, [r3, #40]	; 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8007718:	4b1b      	ldr	r3, [pc, #108]	; (8007788 <BSP_QSPI_Init+0xf4>)
 800771a:	2200      	movs	r2, #0
 800771c:	62da      	str	r2, [r3, #44]	; 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 800771e:	4b1a      	ldr	r3, [pc, #104]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007720:	2200      	movs	r2, #0
 8007722:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8007724:	4818      	ldr	r0, [pc, #96]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007726:	f7fa fd57 	bl	80021d8 <HAL_OSPI_Init>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d001      	beq.n	8007734 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e025      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8007734:	4814      	ldr	r0, [pc, #80]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007736:	f000 f98d 	bl	8007a54 <QSPI_ResetMemory>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8007740:	2304      	movs	r3, #4
 8007742:	e01d      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8007744:	2101      	movs	r1, #1
 8007746:	4810      	ldr	r0, [pc, #64]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007748:	f000 fa72 	bl	8007c30 <QSPI_QuadMode>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e014      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8007756:	2101      	movs	r1, #1
 8007758:	480b      	ldr	r0, [pc, #44]	; (8007788 <BSP_QSPI_Init+0xf4>)
 800775a:	f000 fb15 	bl	8007d88 <QSPI_HighPerfMode>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d001      	beq.n	8007768 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e00b      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8007768:	4b07      	ldr	r3, [pc, #28]	; (8007788 <BSP_QSPI_Init+0xf4>)
 800776a:	2202      	movs	r2, #2
 800776c:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800776e:	4806      	ldr	r0, [pc, #24]	; (8007788 <BSP_QSPI_Init+0xf4>)
 8007770:	f7fa fd32 	bl	80021d8 <HAL_OSPI_Init>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d001      	beq.n	800777e <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	2004feb4 	.word	0x2004feb4
 800778c:	a0001000 	.word	0xa0001000

08007790 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b098      	sub	sp, #96	; 0x60
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 800779c:	2300      	movs	r3, #0
 800779e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 80077a0:	2300      	movs	r3, #0
 80077a2:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 80077a4:	23eb      	movs	r3, #235	; 0xeb
 80077a6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 80077a8:	2301      	movs	r3, #1
 80077aa:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80077ac:	2300      	movs	r3, #0
 80077ae:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80077b0:	2300      	movs	r3, #0
 80077b2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Address               = ReadAddr;
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80077b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80077bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80077be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80077c2:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80077c4:	2300      	movs	r3, #0
 80077c6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 80077c8:	23aa      	movs	r3, #170	; 0xaa
 80077ca:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80077cc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80077d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80077d2:	2300      	movs	r3, #0
 80077d4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80077d6:	2300      	movs	r3, #0
 80077d8:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80077da:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80077de:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.NbData                = Size;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80077e4:	2300      	movs	r3, #0
 80077e6:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80077e8:	2304      	movs	r3, #4
 80077ea:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80077ec:	2300      	movs	r3, #0
 80077ee:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80077f0:	2300      	movs	r3, #0
 80077f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80077f4:	f107 0310 	add.w	r3, r7, #16
 80077f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80077fc:	4619      	mov	r1, r3
 80077fe:	480c      	ldr	r0, [pc, #48]	; (8007830 <BSP_QSPI_Read+0xa0>)
 8007800:	f7fa fdbb 	bl	800237a <HAL_OSPI_Command>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d001      	beq.n	800780e <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e00b      	b.n	8007826 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800780e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007812:	68f9      	ldr	r1, [r7, #12]
 8007814:	4806      	ldr	r0, [pc, #24]	; (8007830 <BSP_QSPI_Read+0xa0>)
 8007816:	f7fa fea4 	bl	8002562 <HAL_OSPI_Receive>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e000      	b.n	8007826 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3760      	adds	r7, #96	; 0x60
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	2004feb4 	.word	0x2004feb4

08007834 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b09c      	sub	sp, #112	; 0x70
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	b2db      	uxtb	r3, r3
 8007844:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8007848:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800784a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	429a      	cmp	r2, r3
 8007850:	d901      	bls.n	8007856 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	66bb      	str	r3, [r7, #104]	; 0x68
  end_addr = WriteAddr + Size;
 800785a:	68ba      	ldr	r2, [r7, #8]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4413      	add	r3, r2
 8007860:	667b      	str	r3, [r7, #100]	; 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007862:	2300      	movs	r3, #0
 8007864:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007866:	2300      	movs	r3, #0
 8007868:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800786a:	2338      	movs	r3, #56	; 0x38
 800786c:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800786e:	2301      	movs	r3, #1
 8007870:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007872:	2300      	movs	r3, #0
 8007874:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007876:	2300      	movs	r3, #0
 8007878:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800787a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800787e:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8007880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007884:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8007886:	2300      	movs	r3, #0
 8007888:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800788a:	2300      	movs	r3, #0
 800788c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 800788e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8007892:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8007894:	2300      	movs	r3, #0
 8007896:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DummyCycles        = 0;
 8007898:	2300      	movs	r3, #0
 800789a:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800789c:	2300      	movs	r3, #0
 800789e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80078a0:	2300      	movs	r3, #0
 80078a2:	663b      	str	r3, [r7, #96]	; 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80078a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData  = current_size;
 80078a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078aa:	653b      	str	r3, [r7, #80]	; 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80078ac:	4823      	ldr	r0, [pc, #140]	; (800793c <BSP_QSPI_Write+0x108>)
 80078ae:	f000 f918 	bl	8007ae2 <QSPI_WriteEnable>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d001      	beq.n	80078bc <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e03b      	b.n	8007934 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80078bc:	f107 0314 	add.w	r3, r7, #20
 80078c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80078c4:	4619      	mov	r1, r3
 80078c6:	481d      	ldr	r0, [pc, #116]	; (800793c <BSP_QSPI_Write+0x108>)
 80078c8:	f7fa fd57 	bl	800237a <HAL_OSPI_Command>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d001      	beq.n	80078d6 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e02e      	b.n	8007934 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80078d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078da:	68f9      	ldr	r1, [r7, #12]
 80078dc:	4817      	ldr	r0, [pc, #92]	; (800793c <BSP_QSPI_Write+0x108>)
 80078de:	f7fa fdcd 	bl	800247c <HAL_OSPI_Transmit>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e023      	b.n	8007934 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80078ec:	f241 3188 	movw	r1, #5000	; 0x1388
 80078f0:	4812      	ldr	r0, [pc, #72]	; (800793c <BSP_QSPI_Write+0x108>)
 80078f2:	f000 f952 	bl	8007b9a <QSPI_AutoPollingMemReady>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e019      	b.n	8007934 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8007900:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007904:	4413      	add	r3, r2
 8007906:	66bb      	str	r3, [r7, #104]	; 0x68
    pData += current_size;
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800790c:	4413      	add	r3, r2
 800790e:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8007910:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007912:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007916:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007918:	429a      	cmp	r2, r3
 800791a:	d203      	bcs.n	8007924 <BSP_QSPI_Write+0xf0>
 800791c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800791e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	e001      	b.n	8007928 <BSP_QSPI_Write+0xf4>
 8007924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007928:	66fb      	str	r3, [r7, #108]	; 0x6c
  } while (current_addr < end_addr);
 800792a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800792c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800792e:	429a      	cmp	r2, r3
 8007930:	d3b8      	bcc.n	80078a4 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	3770      	adds	r7, #112	; 0x70
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	2004feb4 	.word	0x2004feb4

08007940 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b096      	sub	sp, #88	; 0x58
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007948:	2300      	movs	r3, #0
 800794a:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8007950:	23d8      	movs	r3, #216	; 0xd8
 8007952:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007954:	2301      	movs	r3, #1
 8007956:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007958:	2300      	movs	r3, #0
 800795a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800795c:	2300      	movs	r3, #0
 800795e:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8007964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007968:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800796a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800796e:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8007970:	2300      	movs	r3, #0
 8007972:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007974:	2300      	movs	r3, #0
 8007976:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8007978:	2300      	movs	r3, #0
 800797a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 800797c:	2300      	movs	r3, #0
 800797e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007980:	2300      	movs	r3, #0
 8007982:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007984:	2300      	movs	r3, #0
 8007986:	657b      	str	r3, [r7, #84]	; 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8007988:	4811      	ldr	r0, [pc, #68]	; (80079d0 <BSP_QSPI_Erase_Block+0x90>)
 800798a:	f000 f8aa 	bl	8007ae2 <QSPI_WriteEnable>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e017      	b.n	80079c8 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007998:	f107 0308 	add.w	r3, r7, #8
 800799c:	f241 3288 	movw	r2, #5000	; 0x1388
 80079a0:	4619      	mov	r1, r3
 80079a2:	480b      	ldr	r0, [pc, #44]	; (80079d0 <BSP_QSPI_Erase_Block+0x90>)
 80079a4:	f7fa fce9 	bl	800237a <HAL_OSPI_Command>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e00a      	b.n	80079c8 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 80079b2:	f640 51ac 	movw	r1, #3500	; 0xdac
 80079b6:	4806      	ldr	r0, [pc, #24]	; (80079d0 <BSP_QSPI_Erase_Block+0x90>)
 80079b8:	f000 f8ef 	bl	8007b9a <QSPI_AutoPollingMemReady>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d001      	beq.n	80079c6 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e000      	b.n	80079c8 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3758      	adds	r7, #88	; 0x58
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	2004feb4 	.word	0x2004feb4

080079d4 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b088      	sub	sp, #32
 80079d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 80079da:	4b1c      	ldr	r3, [pc, #112]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 80079dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079de:	4a1b      	ldr	r2, [pc, #108]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 80079e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079e4:	6513      	str	r3, [r2, #80]	; 0x50
 80079e6:	4b19      	ldr	r3, [pc, #100]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 80079e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ee:	60bb      	str	r3, [r7, #8]
 80079f0:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 80079f2:	4b16      	ldr	r3, [pc, #88]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 80079f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079f6:	4a15      	ldr	r2, [pc, #84]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 80079f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079fc:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 80079fe:	4b13      	ldr	r3, [pc, #76]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 8007a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a02:	4a12      	ldr	r2, [pc, #72]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 8007a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a08:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007a0a:	4b10      	ldr	r3, [pc, #64]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 8007a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a0e:	4a0f      	ldr	r2, [pc, #60]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 8007a10:	f043 0310 	orr.w	r3, r3, #16
 8007a14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a16:	4b0d      	ldr	r3, [pc, #52]	; (8007a4c <BSP_QSPI_MspInit+0x78>)
 8007a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a1a:	f003 0310 	and.w	r3, r3, #16
 8007a1e:	607b      	str	r3, [r7, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8007a22:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8007a26:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8007a28:	2302      	movs	r3, #2
 8007a2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a30:	2303      	movs	r3, #3
 8007a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8007a34:	230a      	movs	r3, #10
 8007a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007a38:	f107 030c 	add.w	r3, r7, #12
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4804      	ldr	r0, [pc, #16]	; (8007a50 <BSP_QSPI_MspInit+0x7c>)
 8007a40:	f7fa f8fc 	bl	8001c3c <HAL_GPIO_Init>
}
 8007a44:	bf00      	nop
 8007a46:	3720      	adds	r7, #32
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	40021000 	.word	0x40021000
 8007a50:	48001000 	.word	0x48001000

08007a54 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b096      	sub	sp, #88	; 0x58
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8007a64:	2366      	movs	r3, #102	; 0x66
 8007a66:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007a70:	2300      	movs	r3, #0
 8007a72:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8007a74:	2300      	movs	r3, #0
 8007a76:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 8007a80:	2300      	movs	r3, #0
 8007a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007a84:	2300      	movs	r3, #0
 8007a86:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007a8c:	f107 0308 	add.w	r3, r7, #8
 8007a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a94:	4619      	mov	r1, r3
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7fa fc6f 	bl	800237a <HAL_OSPI_Command>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d001      	beq.n	8007aa6 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e019      	b.n	8007ada <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8007aa6:	2399      	movs	r3, #153	; 0x99
 8007aa8:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007aaa:	f107 0308 	add.w	r3, r7, #8
 8007aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7fa fc60 	bl	800237a <HAL_OSPI_Command>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d001      	beq.n	8007ac4 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e00a      	b.n	8007ada <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8007ac4:	f241 3188 	movw	r1, #5000	; 0x1388
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f866 	bl	8007b9a <QSPI_AutoPollingMemReady>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e000      	b.n	8007ada <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3758      	adds	r7, #88	; 0x58
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b09c      	sub	sp, #112	; 0x70
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007aea:	2300      	movs	r3, #0
 8007aec:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007aee:	2300      	movs	r3, #0
 8007af0:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8007af2:	2306      	movs	r3, #6
 8007af4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007af6:	2301      	movs	r3, #1
 8007af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007afa:	2300      	movs	r3, #0
 8007afc:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007afe:	2300      	movs	r3, #0
 8007b00:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8007b02:	2300      	movs	r3, #0
 8007b04:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007b06:	2300      	movs	r3, #0
 8007b08:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DummyCycles        = 0;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007b12:	2300      	movs	r3, #0
 8007b14:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007b16:	2300      	movs	r3, #0
 8007b18:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007b1a:	f107 0320 	add.w	r3, r7, #32
 8007b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f7fa fc28 	bl	800237a <HAL_OSPI_Command>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d001      	beq.n	8007b34 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e02e      	b.n	8007b92 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8007b34:	2302      	movs	r3, #2
 8007b36:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8007b38:	2302      	movs	r3, #2
 8007b3a:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8007b40:	2310      	movs	r3, #16
 8007b42:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8007b44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007b48:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8007b4a:	2305      	movs	r3, #5
 8007b4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8007b4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b52:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData       = 1;
 8007b54:	2301      	movs	r3, #1
 8007b56:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007b5c:	f107 0320 	add.w	r3, r7, #32
 8007b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7fa fc07 	bl	800237a <HAL_OSPI_Command>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d001      	beq.n	8007b76 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e00d      	b.n	8007b92 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007b76:	f107 030c 	add.w	r3, r7, #12
 8007b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b7e:	4619      	mov	r1, r3
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f7fa fd91 	bl	80026a8 <HAL_OSPI_AutoPolling>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d001      	beq.n	8007b90 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e000      	b.n	8007b92 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3770      	adds	r7, #112	; 0x70
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b09c      	sub	sp, #112	; 0x70
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
 8007ba2:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8007bac:	2305      	movs	r3, #5
 8007bae:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8007bc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007bc8:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData             = 1;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	663b      	str	r3, [r7, #96]	; 0x60
  sCommand.DummyCycles        = 0;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	66fb      	str	r3, [r7, #108]	; 0x6c

  sConfig.Match         = 0;
 8007bde:	2300      	movs	r3, #0
 8007be0:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8007be2:	2301      	movs	r3, #1
 8007be4:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8007be6:	2300      	movs	r3, #0
 8007be8:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8007bea:	2310      	movs	r3, #16
 8007bec:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8007bee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007bf2:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007bf4:	f107 0320 	add.w	r3, r7, #32
 8007bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fa fbbb 	bl	800237a <HAL_OSPI_Command>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e00c      	b.n	8007c28 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8007c0e:	f107 030c 	add.w	r3, r7, #12
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	4619      	mov	r1, r3
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fa fd46 	bl	80026a8 <HAL_OSPI_AutoPolling>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d001      	beq.n	8007c26 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e000      	b.n	8007c28 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3770      	adds	r7, #112	; 0x70
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b098      	sub	sp, #96	; 0x60
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007c40:	2300      	movs	r3, #0
 8007c42:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8007c44:	2305      	movs	r3, #5
 8007c46:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007c50:	2300      	movs	r3, #0
 8007c52:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8007c54:	2300      	movs	r3, #0
 8007c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8007c5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c60:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8007c62:	2300      	movs	r3, #0
 8007c64:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8007c66:	2300      	movs	r3, #0
 8007c68:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007c72:	2300      	movs	r3, #0
 8007c74:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007c76:	f107 0310 	add.w	r3, r7, #16
 8007c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7fa fb7a 	bl	800237a <HAL_OSPI_Command>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e077      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007c90:	f107 030f 	add.w	r3, r7, #15
 8007c94:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c98:	4619      	mov	r1, r3
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f7fa fc61 	bl	8002562 <HAL_OSPI_Receive>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e06a      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f7ff ff19 	bl	8007ae2 <QSPI_WriteEnable>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e062      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8007cba:	78fb      	ldrb	r3, [r7, #3]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d105      	bne.n	8007ccc <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
 8007cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	73fb      	strb	r3, [r7, #15]
 8007cca:	e004      	b.n	8007cd6 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8007ccc:	7bfb      	ldrb	r3, [r7, #15]
 8007cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007cda:	f107 0310 	add.w	r3, r7, #16
 8007cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f7fa fb48 	bl	800237a <HAL_OSPI_Command>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d001      	beq.n	8007cf4 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e045      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007cf4:	f107 030f 	add.w	r3, r7, #15
 8007cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f7fa fbbc 	bl	800247c <HAL_OSPI_Transmit>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d001      	beq.n	8007d0e <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e038      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8007d0e:	f241 3188 	movw	r1, #5000	; 0x1388
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7ff ff41 	bl	8007b9a <QSPI_AutoPollingMemReady>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e02e      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8007d22:	2305      	movs	r3, #5
 8007d24:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007d26:	f107 0310 	add.w	r3, r7, #16
 8007d2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d2e:	4619      	mov	r1, r3
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f7fa fb22 	bl	800237a <HAL_OSPI_Command>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d001      	beq.n	8007d40 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e01f      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007d40:	f107 030f 	add.w	r3, r7, #15
 8007d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d48:	4619      	mov	r1, r3
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7fa fc09 	bl	8002562 <HAL_OSPI_Receive>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d001      	beq.n	8007d5a <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e012      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8007d5a:	7bfb      	ldrb	r3, [r7, #15]
 8007d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d102      	bne.n	8007d6a <QSPI_QuadMode+0x13a>
 8007d64:	78fb      	ldrb	r3, [r7, #3]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d007      	beq.n	8007d7a <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8007d6a:	7bfb      	ldrb	r3, [r7, #15]
 8007d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d004      	beq.n	8007d7e <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e000      	b.n	8007d80 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8007d7e:	2300      	movs	r3, #0
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3760      	adds	r7, #96	; 0x60
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b098      	sub	sp, #96	; 0x60
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	460b      	mov	r3, r1
 8007d92:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8007d94:	2300      	movs	r3, #0
 8007d96:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8007d9c:	2305      	movs	r3, #5
 8007d9e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8007da0:	2301      	movs	r3, #1
 8007da2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8007da4:	2300      	movs	r3, #0
 8007da6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8007da8:	2300      	movs	r3, #0
 8007daa:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8007dac:	2300      	movs	r3, #0
 8007dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8007db0:	2300      	movs	r3, #0
 8007db2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8007db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007db8:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007dce:	f107 0310 	add.w	r3, r7, #16
 8007dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f7fa face 	bl	800237a <HAL_OSPI_Command>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d001      	beq.n	8007de8 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e09a      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007de8:	f107 030c 	add.w	r3, r7, #12
 8007dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8007df0:	4619      	mov	r1, r3
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f7fa fbb5 	bl	8002562 <HAL_OSPI_Receive>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e08d      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8007e02:	2315      	movs	r3, #21
 8007e04:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8007e06:	2302      	movs	r3, #2
 8007e08:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e0a:	f107 0310 	add.w	r3, r7, #16
 8007e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e12:	4619      	mov	r1, r3
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f7fa fab0 	bl	800237a <HAL_OSPI_Command>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	e07c      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e24:	f107 030c 	add.w	r3, r7, #12
 8007e28:	3301      	adds	r3, #1
 8007e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e2e:	4619      	mov	r1, r3
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f7fa fb96 	bl	8002562 <HAL_OSPI_Receive>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d001      	beq.n	8007e40 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e06e      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f7ff fe4e 	bl	8007ae2 <QSPI_WriteEnable>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e066      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8007e50:	78fb      	ldrb	r3, [r7, #3]
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d105      	bne.n	8007e62 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8007e56:	7bbb      	ldrb	r3, [r7, #14]
 8007e58:	f043 0302 	orr.w	r3, r3, #2
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	73bb      	strb	r3, [r7, #14]
 8007e60:	e004      	b.n	8007e6c <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8007e62:	7bbb      	ldrb	r3, [r7, #14]
 8007e64:	f023 0302 	bic.w	r3, r3, #2
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8007e70:	2303      	movs	r3, #3
 8007e72:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e74:	f107 0310 	add.w	r3, r7, #16
 8007e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f7fa fa7b 	bl	800237a <HAL_OSPI_Command>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d001      	beq.n	8007e8e <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e047      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e8e:	f107 030c 	add.w	r3, r7, #12
 8007e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7fa faef 	bl	800247c <HAL_OSPI_Transmit>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	e03a      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8007ea8:	f241 3188 	movw	r1, #5000	; 0x1388
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff fe74 	bl	8007b9a <QSPI_AutoPollingMemReady>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e030      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8007ebc:	2315      	movs	r3, #21
 8007ebe:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8007ec0:	2302      	movs	r3, #2
 8007ec2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007ec4:	f107 0310 	add.w	r3, r7, #16
 8007ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ecc:	4619      	mov	r1, r3
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f7fa fa53 	bl	800237a <HAL_OSPI_Command>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d001      	beq.n	8007ede <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e01f      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007ede:	f107 030c 	add.w	r3, r7, #12
 8007ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7fa fb3a 	bl	8002562 <HAL_OSPI_Receive>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e012      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8007ef8:	7b7b      	ldrb	r3, [r7, #13]
 8007efa:	f003 0302 	and.w	r3, r3, #2
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d102      	bne.n	8007f08 <QSPI_HighPerfMode+0x180>
 8007f02:	78fb      	ldrb	r3, [r7, #3]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d007      	beq.n	8007f18 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8007f08:	7b7b      	ldrb	r3, [r7, #13]
 8007f0a:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d004      	beq.n	8007f1c <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8007f12:	78fb      	ldrb	r3, [r7, #3]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e000      	b.n	8007f1e <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3760      	adds	r7, #96	; 0x60
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
	...

08007f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f2e:	4b0f      	ldr	r3, [pc, #60]	; (8007f6c <HAL_MspInit+0x44>)
 8007f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f32:	4a0e      	ldr	r2, [pc, #56]	; (8007f6c <HAL_MspInit+0x44>)
 8007f34:	f043 0301 	orr.w	r3, r3, #1
 8007f38:	6613      	str	r3, [r2, #96]	; 0x60
 8007f3a:	4b0c      	ldr	r3, [pc, #48]	; (8007f6c <HAL_MspInit+0x44>)
 8007f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	607b      	str	r3, [r7, #4]
 8007f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007f46:	4b09      	ldr	r3, [pc, #36]	; (8007f6c <HAL_MspInit+0x44>)
 8007f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f4a:	4a08      	ldr	r2, [pc, #32]	; (8007f6c <HAL_MspInit+0x44>)
 8007f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f50:	6593      	str	r3, [r2, #88]	; 0x58
 8007f52:	4b06      	ldr	r3, [pc, #24]	; (8007f6c <HAL_MspInit+0x44>)
 8007f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f5a:	603b      	str	r3, [r7, #0]
 8007f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007f5e:	bf00      	nop
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	40021000 	.word	0x40021000

08007f70 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08a      	sub	sp, #40	; 0x28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f78:	f107 0314 	add.w	r3, r7, #20
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	601a      	str	r2, [r3, #0]
 8007f80:	605a      	str	r2, [r3, #4]
 8007f82:	609a      	str	r2, [r3, #8]
 8007f84:	60da      	str	r2, [r3, #12]
 8007f86:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a2b      	ldr	r2, [pc, #172]	; (800803c <HAL_DAC_MspInit+0xcc>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d14f      	bne.n	8008032 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8007f92:	4b2b      	ldr	r3, [pc, #172]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f96:	4a2a      	ldr	r2, [pc, #168]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007f98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f9c:	6593      	str	r3, [r2, #88]	; 0x58
 8007f9e:	4b28      	ldr	r3, [pc, #160]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007fa6:	613b      	str	r3, [r7, #16]
 8007fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007faa:	4b25      	ldr	r3, [pc, #148]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fae:	4a24      	ldr	r2, [pc, #144]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007fb0:	f043 0301 	orr.w	r3, r3, #1
 8007fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007fb6:	4b22      	ldr	r3, [pc, #136]	; (8008040 <HAL_DAC_MspInit+0xd0>)
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fba:	f003 0301 	and.w	r3, r3, #1
 8007fbe:	60fb      	str	r3, [r7, #12]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007fc2:	2310      	movs	r3, #16
 8007fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007fce:	f107 0314 	add.w	r3, r7, #20
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007fd8:	f7f9 fe30 	bl	8001c3c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8007fdc:	4b19      	ldr	r3, [pc, #100]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007fde:	4a1a      	ldr	r2, [pc, #104]	; (8008048 <HAL_DAC_MspInit+0xd8>)
 8007fe0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8007fe2:	4b18      	ldr	r3, [pc, #96]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007fe4:	2206      	movs	r2, #6
 8007fe6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007fe8:	4b16      	ldr	r3, [pc, #88]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007fea:	2210      	movs	r2, #16
 8007fec:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007fee:	4b15      	ldr	r3, [pc, #84]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007ff4:	4b13      	ldr	r3, [pc, #76]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007ff6:	2280      	movs	r2, #128	; 0x80
 8007ff8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007ffa:	4b12      	ldr	r3, [pc, #72]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8007ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008000:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008002:	4b10      	ldr	r3, [pc, #64]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8008004:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008008:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 800800a:	4b0e      	ldr	r3, [pc, #56]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 800800c:	2200      	movs	r2, #0
 800800e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8008010:	4b0c      	ldr	r3, [pc, #48]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8008012:	2200      	movs	r2, #0
 8008014:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8008016:	480b      	ldr	r0, [pc, #44]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 8008018:	f7f9 fae2 	bl	80015e0 <HAL_DMA_Init>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8008022:	f7ff fb2b 	bl	800767c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a06      	ldr	r2, [pc, #24]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 800802a:	609a      	str	r2, [r3, #8]
 800802c:	4a05      	ldr	r2, [pc, #20]	; (8008044 <HAL_DAC_MspInit+0xd4>)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8008032:	bf00      	nop
 8008034:	3728      	adds	r7, #40	; 0x28
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
 800803a:	bf00      	nop
 800803c:	40007400 	.word	0x40007400
 8008040:	40021000 	.word	0x40021000
 8008044:	200019a0 	.word	0x200019a0
 8008048:	40020008 	.word	0x40020008

0800804c <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b0ae      	sub	sp, #184	; 0xb8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008054:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]
 800805c:	605a      	str	r2, [r3, #4]
 800805e:	609a      	str	r2, [r3, #8]
 8008060:	60da      	str	r2, [r3, #12]
 8008062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008064:	f107 0310 	add.w	r3, r7, #16
 8008068:	2294      	movs	r2, #148	; 0x94
 800806a:	2100      	movs	r1, #0
 800806c:	4618      	mov	r0, r3
 800806e:	f000 fb13 	bl	8008698 <memset>
  if(DFSDM1_Init == 0)
 8008072:	4b45      	ldr	r3, [pc, #276]	; (8008188 <HAL_DFSDM_FilterMspInit+0x13c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d14b      	bne.n	8008112 <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800807a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800807e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8008080:	2300      	movs	r3, #0
 8008082:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008086:	f107 0310 	add.w	r3, r7, #16
 800808a:	4618      	mov	r0, r3
 800808c:	f7fc f8bc 	bl	8004208 <HAL_RCCEx_PeriphCLKConfig>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8008096:	f7ff faf1 	bl	800767c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800809a:	4b3c      	ldr	r3, [pc, #240]	; (800818c <HAL_DFSDM_FilterMspInit+0x140>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3301      	adds	r3, #1
 80080a0:	4a3a      	ldr	r2, [pc, #232]	; (800818c <HAL_DFSDM_FilterMspInit+0x140>)
 80080a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80080a4:	4b39      	ldr	r3, [pc, #228]	; (800818c <HAL_DFSDM_FilterMspInit+0x140>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d10b      	bne.n	80080c4 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80080ac:	4b38      	ldr	r3, [pc, #224]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b0:	4a37      	ldr	r2, [pc, #220]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80080b6:	6613      	str	r3, [r2, #96]	; 0x60
 80080b8:	4b35      	ldr	r3, [pc, #212]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080c0:	60fb      	str	r3, [r7, #12]
 80080c2:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80080c4:	4b32      	ldr	r3, [pc, #200]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080c8:	4a31      	ldr	r2, [pc, #196]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080ca:	f043 0310 	orr.w	r3, r3, #16
 80080ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80080d0:	4b2f      	ldr	r3, [pc, #188]	; (8008190 <HAL_DFSDM_FilterMspInit+0x144>)
 80080d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080d4:	f003 0310 	and.w	r3, r3, #16
 80080d8:	60bb      	str	r3, [r7, #8]
 80080da:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80080dc:	f44f 7320 	mov.w	r3, #640	; 0x280
 80080e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080e4:	2302      	movs	r3, #2
 80080e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080ea:	2300      	movs	r3, #0
 80080ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080f0:	2300      	movs	r3, #0
 80080f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80080f6:	2306      	movs	r3, #6
 80080f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80080fc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008100:	4619      	mov	r1, r3
 8008102:	4824      	ldr	r0, [pc, #144]	; (8008194 <HAL_DFSDM_FilterMspInit+0x148>)
 8008104:	f7f9 fd9a 	bl	8001c3c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8008108:	4b1f      	ldr	r3, [pc, #124]	; (8008188 <HAL_DFSDM_FilterMspInit+0x13c>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3301      	adds	r3, #1
 800810e:	4a1e      	ldr	r2, [pc, #120]	; (8008188 <HAL_DFSDM_FilterMspInit+0x13c>)
 8008110:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a20      	ldr	r2, [pc, #128]	; (8008198 <HAL_DFSDM_FilterMspInit+0x14c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d130      	bne.n	800817e <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 800811c:	4b1f      	ldr	r3, [pc, #124]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800811e:	4a20      	ldr	r2, [pc, #128]	; (80081a0 <HAL_DFSDM_FilterMspInit+0x154>)
 8008120:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8008122:	4b1e      	ldr	r3, [pc, #120]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008124:	2256      	movs	r2, #86	; 0x56
 8008126:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008128:	4b1c      	ldr	r3, [pc, #112]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800812a:	2200      	movs	r2, #0
 800812c:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800812e:	4b1b      	ldr	r3, [pc, #108]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008130:	2200      	movs	r2, #0
 8008132:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8008134:	4b19      	ldr	r3, [pc, #100]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008136:	2280      	movs	r2, #128	; 0x80
 8008138:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800813a:	4b18      	ldr	r3, [pc, #96]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800813c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008140:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008142:	4b16      	ldr	r3, [pc, #88]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008148:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 800814a:	4b14      	ldr	r3, [pc, #80]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800814c:	2200      	movs	r2, #0
 800814e:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8008150:	4b12      	ldr	r3, [pc, #72]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008152:	2200      	movs	r2, #0
 8008154:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8008156:	4811      	ldr	r0, [pc, #68]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008158:	f7f9 fa42 	bl	80015e0 <HAL_DMA_Init>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8008162:	f7ff fa8b 	bl	800767c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a0c      	ldr	r2, [pc, #48]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800816a:	62da      	str	r2, [r3, #44]	; 0x2c
 800816c:	4a0b      	ldr	r2, [pc, #44]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a09      	ldr	r2, [pc, #36]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 8008176:	629a      	str	r2, [r3, #40]	; 0x28
 8008178:	4a08      	ldr	r2, [pc, #32]	; (800819c <HAL_DFSDM_FilterMspInit+0x150>)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800817e:	bf00      	nop
 8008180:	37b8      	adds	r7, #184	; 0xb8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	2004ff08 	.word	0x2004ff08
 800818c:	2004ff04 	.word	0x2004ff04
 8008190:	40021000 	.word	0x40021000
 8008194:	48001000 	.word	0x48001000
 8008198:	40016100 	.word	0x40016100
 800819c:	20001a8c 	.word	0x20001a8c
 80081a0:	4002001c 	.word	0x4002001c

080081a4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b0ae      	sub	sp, #184	; 0xb8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	605a      	str	r2, [r3, #4]
 80081b6:	609a      	str	r2, [r3, #8]
 80081b8:	60da      	str	r2, [r3, #12]
 80081ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80081bc:	f107 0310 	add.w	r3, r7, #16
 80081c0:	2294      	movs	r2, #148	; 0x94
 80081c2:	2100      	movs	r1, #0
 80081c4:	4618      	mov	r0, r3
 80081c6:	f000 fa67 	bl	8008698 <memset>
  if(DFSDM1_Init == 0)
 80081ca:	4b2a      	ldr	r3, [pc, #168]	; (8008274 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d14b      	bne.n	800826a <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80081d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80081d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80081d8:	2300      	movs	r3, #0
 80081da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081de:	f107 0310 	add.w	r3, r7, #16
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fc f810 	bl	8004208 <HAL_RCCEx_PeriphCLKConfig>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80081ee:	f7ff fa45 	bl	800767c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80081f2:	4b21      	ldr	r3, [pc, #132]	; (8008278 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3301      	adds	r3, #1
 80081f8:	4a1f      	ldr	r2, [pc, #124]	; (8008278 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80081fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80081fc:	4b1e      	ldr	r3, [pc, #120]	; (8008278 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d10b      	bne.n	800821c <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8008204:	4b1d      	ldr	r3, [pc, #116]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8008206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008208:	4a1c      	ldr	r2, [pc, #112]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 800820a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800820e:	6613      	str	r3, [r2, #96]	; 0x60
 8008210:	4b1a      	ldr	r3, [pc, #104]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8008212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008214:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800821c:	4b17      	ldr	r3, [pc, #92]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 800821e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008220:	4a16      	ldr	r2, [pc, #88]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8008222:	f043 0310 	orr.w	r3, r3, #16
 8008226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008228:	4b14      	ldr	r3, [pc, #80]	; (800827c <HAL_DFSDM_ChannelMspInit+0xd8>)
 800822a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800822c:	f003 0310 	and.w	r3, r3, #16
 8008230:	60bb      	str	r3, [r7, #8]
 8008232:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8008234:	f44f 7320 	mov.w	r3, #640	; 0x280
 8008238:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800823c:	2302      	movs	r3, #2
 800823e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008242:	2300      	movs	r3, #0
 8008244:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008248:	2300      	movs	r3, #0
 800824a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800824e:	2306      	movs	r3, #6
 8008250:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008254:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008258:	4619      	mov	r1, r3
 800825a:	4809      	ldr	r0, [pc, #36]	; (8008280 <HAL_DFSDM_ChannelMspInit+0xdc>)
 800825c:	f7f9 fcee 	bl	8001c3c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8008260:	4b04      	ldr	r3, [pc, #16]	; (8008274 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	3301      	adds	r3, #1
 8008266:	4a03      	ldr	r2, [pc, #12]	; (8008274 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8008268:	6013      	str	r3, [r2, #0]
  }

}
 800826a:	bf00      	nop
 800826c:	37b8      	adds	r7, #184	; 0xb8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	2004ff08 	.word	0x2004ff08
 8008278:	2004ff04 	.word	0x2004ff04
 800827c:	40021000 	.word	0x40021000
 8008280:	48001000 	.word	0x48001000

08008284 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b0b0      	sub	sp, #192	; 0xc0
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800828c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	605a      	str	r2, [r3, #4]
 8008296:	609a      	str	r2, [r3, #8]
 8008298:	60da      	str	r2, [r3, #12]
 800829a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800829c:	f107 0318 	add.w	r3, r7, #24
 80082a0:	2294      	movs	r2, #148	; 0x94
 80082a2:	2100      	movs	r1, #0
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 f9f7 	bl	8008698 <memset>
  if(hospi->Instance==OCTOSPI1)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a28      	ldr	r2, [pc, #160]	; (8008350 <HAL_OSPI_MspInit+0xcc>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d149      	bne.n	8008348 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80082b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80082c0:	f107 0318 	add.w	r3, r7, #24
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fb ff9f 	bl	8004208 <HAL_RCCEx_PeriphCLKConfig>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d001      	beq.n	80082d4 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 80082d0:	f7ff f9d4 	bl	800767c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80082d4:	4b1f      	ldr	r3, [pc, #124]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082d8:	4a1e      	ldr	r2, [pc, #120]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082e0:	4b1c      	ldr	r3, [pc, #112]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082e8:	617b      	str	r3, [r7, #20]
 80082ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80082ec:	4b19      	ldr	r3, [pc, #100]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f0:	4a18      	ldr	r2, [pc, #96]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082f6:	6513      	str	r3, [r2, #80]	; 0x50
 80082f8:	4b16      	ldr	r3, [pc, #88]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 80082fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008300:	613b      	str	r3, [r7, #16]
 8008302:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008304:	4b13      	ldr	r3, [pc, #76]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 8008306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008308:	4a12      	ldr	r2, [pc, #72]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 800830a:	f043 0310 	orr.w	r3, r3, #16
 800830e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008310:	4b10      	ldr	r3, [pc, #64]	; (8008354 <HAL_OSPI_MspInit+0xd0>)
 8008312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008314:	f003 0310 	and.w	r3, r3, #16
 8008318:	60fb      	str	r3, [r7, #12]
 800831a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800831c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8008320:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008324:	2302      	movs	r3, #2
 8008326:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800832a:	2300      	movs	r3, #0
 800832c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008330:	2303      	movs	r3, #3
 8008332:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8008336:	230a      	movs	r3, #10
 8008338:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800833c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008340:	4619      	mov	r1, r3
 8008342:	4805      	ldr	r0, [pc, #20]	; (8008358 <HAL_OSPI_MspInit+0xd4>)
 8008344:	f7f9 fc7a 	bl	8001c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8008348:	bf00      	nop
 800834a:	37c0      	adds	r7, #192	; 0xc0
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	a0001000 	.word	0xa0001000
 8008354:	40021000 	.word	0x40021000
 8008358:	48001000 	.word	0x48001000

0800835c <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b082      	sub	sp, #8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a0b      	ldr	r2, [pc, #44]	; (8008398 <HAL_OSPI_MspDeInit+0x3c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d110      	bne.n	8008390 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800836e:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_OSPI_MspDeInit+0x40>)
 8008370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008372:	4a0a      	ldr	r2, [pc, #40]	; (800839c <HAL_OSPI_MspDeInit+0x40>)
 8008374:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008378:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800837a:	4b08      	ldr	r3, [pc, #32]	; (800839c <HAL_OSPI_MspDeInit+0x40>)
 800837c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800837e:	4a07      	ldr	r2, [pc, #28]	; (800839c <HAL_OSPI_MspDeInit+0x40>)
 8008380:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008384:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8008386:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800838a:	4805      	ldr	r0, [pc, #20]	; (80083a0 <HAL_OSPI_MspDeInit+0x44>)
 800838c:	f7f9 fde8 	bl	8001f60 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	a0001000 	.word	0xa0001000
 800839c:	40021000 	.word	0x40021000
 80083a0:	48001000 	.word	0x48001000

080083a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083b4:	d113      	bne.n	80083de <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80083b6:	4b0c      	ldr	r3, [pc, #48]	; (80083e8 <HAL_TIM_Base_MspInit+0x44>)
 80083b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083ba:	4a0b      	ldr	r2, [pc, #44]	; (80083e8 <HAL_TIM_Base_MspInit+0x44>)
 80083bc:	f043 0301 	orr.w	r3, r3, #1
 80083c0:	6593      	str	r3, [r2, #88]	; 0x58
 80083c2:	4b09      	ldr	r3, [pc, #36]	; (80083e8 <HAL_TIM_Base_MspInit+0x44>)
 80083c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083c6:	f003 0301 	and.w	r3, r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80083ce:	2200      	movs	r2, #0
 80083d0:	2100      	movs	r1, #0
 80083d2:	201c      	movs	r0, #28
 80083d4:	f7f8 fa07 	bl	80007e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80083d8:	201c      	movs	r0, #28
 80083da:	f7f8 fa20 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80083de:	bf00      	nop
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	40021000 	.word	0x40021000

080083ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b0ae      	sub	sp, #184	; 0xb8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80083f8:	2200      	movs	r2, #0
 80083fa:	601a      	str	r2, [r3, #0]
 80083fc:	605a      	str	r2, [r3, #4]
 80083fe:	609a      	str	r2, [r3, #8]
 8008400:	60da      	str	r2, [r3, #12]
 8008402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008404:	f107 0310 	add.w	r3, r7, #16
 8008408:	2294      	movs	r2, #148	; 0x94
 800840a:	2100      	movs	r1, #0
 800840c:	4618      	mov	r0, r3
 800840e:	f000 f943 	bl	8008698 <memset>
  if(huart->Instance==USART1)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a39      	ldr	r2, [pc, #228]	; (80084fc <HAL_UART_MspInit+0x110>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d16b      	bne.n	80084f4 <HAL_UART_MspInit+0x108>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800841c:	2301      	movs	r3, #1
 800841e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008420:	2300      	movs	r3, #0
 8008422:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008424:	f107 0310 	add.w	r3, r7, #16
 8008428:	4618      	mov	r0, r3
 800842a:	f7fb feed 	bl	8004208 <HAL_RCCEx_PeriphCLKConfig>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d001      	beq.n	8008438 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008434:	f7ff f922 	bl	800767c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008438:	4b31      	ldr	r3, [pc, #196]	; (8008500 <HAL_UART_MspInit+0x114>)
 800843a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800843c:	4a30      	ldr	r2, [pc, #192]	; (8008500 <HAL_UART_MspInit+0x114>)
 800843e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008442:	6613      	str	r3, [r2, #96]	; 0x60
 8008444:	4b2e      	ldr	r3, [pc, #184]	; (8008500 <HAL_UART_MspInit+0x114>)
 8008446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008448:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800844c:	60fb      	str	r3, [r7, #12]
 800844e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008450:	4b2b      	ldr	r3, [pc, #172]	; (8008500 <HAL_UART_MspInit+0x114>)
 8008452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008454:	4a2a      	ldr	r2, [pc, #168]	; (8008500 <HAL_UART_MspInit+0x114>)
 8008456:	f043 0302 	orr.w	r3, r3, #2
 800845a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800845c:	4b28      	ldr	r3, [pc, #160]	; (8008500 <HAL_UART_MspInit+0x114>)
 800845e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	60bb      	str	r3, [r7, #8]
 8008466:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008468:	23c0      	movs	r3, #192	; 0xc0
 800846a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800846e:	2302      	movs	r3, #2
 8008470:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008474:	2300      	movs	r3, #0
 8008476:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800847a:	2303      	movs	r3, #3
 800847c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008480:	2307      	movs	r3, #7
 8008482:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008486:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800848a:	4619      	mov	r1, r3
 800848c:	481d      	ldr	r0, [pc, #116]	; (8008504 <HAL_UART_MspInit+0x118>)
 800848e:	f7f9 fbd5 	bl	8001c3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8008492:	4b1d      	ldr	r3, [pc, #116]	; (8008508 <HAL_UART_MspInit+0x11c>)
 8008494:	4a1d      	ldr	r2, [pc, #116]	; (800850c <HAL_UART_MspInit+0x120>)
 8008496:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8008498:	4b1b      	ldr	r3, [pc, #108]	; (8008508 <HAL_UART_MspInit+0x11c>)
 800849a:	2218      	movs	r2, #24
 800849c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800849e:	4b1a      	ldr	r3, [pc, #104]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80084a4:	4b18      	ldr	r3, [pc, #96]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80084aa:	4b17      	ldr	r3, [pc, #92]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084ac:	2280      	movs	r2, #128	; 0x80
 80084ae:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80084b0:	4b15      	ldr	r3, [pc, #84]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80084b6:	4b14      	ldr	r3, [pc, #80]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084b8:	2200      	movs	r2, #0
 80084ba:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80084bc:	4b12      	ldr	r3, [pc, #72]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084be:	2200      	movs	r2, #0
 80084c0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80084c2:	4b11      	ldr	r3, [pc, #68]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084c4:	2200      	movs	r2, #0
 80084c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80084c8:	480f      	ldr	r0, [pc, #60]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084ca:	f7f9 f889 	bl	80015e0 <HAL_DMA_Init>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 80084d4:	f7ff f8d2 	bl	800767c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	4a0b      	ldr	r2, [pc, #44]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084dc:	67da      	str	r2, [r3, #124]	; 0x7c
 80084de:	4a0a      	ldr	r2, [pc, #40]	; (8008508 <HAL_UART_MspInit+0x11c>)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80084e4:	2200      	movs	r2, #0
 80084e6:	2100      	movs	r1, #0
 80084e8:	2025      	movs	r0, #37	; 0x25
 80084ea:	f7f8 f97c 	bl	80007e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80084ee:	2025      	movs	r0, #37	; 0x25
 80084f0:	f7f8 f995 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80084f4:	bf00      	nop
 80084f6:	37b8      	adds	r7, #184	; 0xb8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	40013800 	.word	0x40013800
 8008500:	40021000 	.word	0x40021000
 8008504:	48000400 	.word	0x48000400
 8008508:	20001c18 	.word	0x20001c18
 800850c:	40020030 	.word	0x40020030

08008510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008510:	b480      	push	{r7}
 8008512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008514:	e7fe      	b.n	8008514 <NMI_Handler+0x4>

08008516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008516:	b480      	push	{r7}
 8008518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800851a:	e7fe      	b.n	800851a <HardFault_Handler+0x4>

0800851c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800851c:	b480      	push	{r7}
 800851e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008520:	e7fe      	b.n	8008520 <MemManage_Handler+0x4>

08008522 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008522:	b480      	push	{r7}
 8008524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008526:	e7fe      	b.n	8008526 <BusFault_Handler+0x4>

08008528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008528:	b480      	push	{r7}
 800852a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800852c:	e7fe      	b.n	800852c <UsageFault_Handler+0x4>

0800852e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800852e:	b480      	push	{r7}
 8008530:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008532:	bf00      	nop
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800853c:	b480      	push	{r7}
 800853e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008540:	bf00      	nop
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr

0800854a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800854a:	b480      	push	{r7}
 800854c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800854e:	bf00      	nop
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800855c:	f7f8 f824 	bl	80005a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008560:	bf00      	nop
 8008562:	bd80      	pop	{r7, pc}

08008564 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8008568:	4802      	ldr	r0, [pc, #8]	; (8008574 <DMA1_Channel1_IRQHandler+0x10>)
 800856a:	f7f9 fa17 	bl	800199c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800856e:	bf00      	nop
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	200019a0 	.word	0x200019a0

08008578 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800857c:	4802      	ldr	r0, [pc, #8]	; (8008588 <DMA1_Channel2_IRQHandler+0x10>)
 800857e:	f7f9 fa0d 	bl	800199c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8008582:	bf00      	nop
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20001a8c 	.word	0x20001a8c

0800858c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8008590:	4802      	ldr	r0, [pc, #8]	; (800859c <DMA1_Channel3_IRQHandler+0x10>)
 8008592:	f7f9 fa03 	bl	800199c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8008596:	bf00      	nop
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	20001c18 	.word	0x20001c18

080085a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80085a4:	4802      	ldr	r0, [pc, #8]	; (80085b0 <TIM2_IRQHandler+0x10>)
 80085a6:	f7fc fc0f 	bl	8004dc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80085aa:	bf00      	nop
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	20001b3c 	.word	0x20001b3c

080085b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80085b8:	4802      	ldr	r0, [pc, #8]	; (80085c4 <USART1_IRQHandler+0x10>)
 80085ba:	f7fd f9b5 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80085be:	bf00      	nop
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	20001b88 	.word	0x20001b88

080085c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(pushButton_Pin);
 80085cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80085d0:	f7f9 fdea 	bl	80021a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80085d4:	bf00      	nop
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80085d8:	b480      	push	{r7}
 80085da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80085dc:	4b06      	ldr	r3, [pc, #24]	; (80085f8 <SystemInit+0x20>)
 80085de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e2:	4a05      	ldr	r2, [pc, #20]	; (80085f8 <SystemInit+0x20>)
 80085e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80085e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80085ec:	bf00      	nop
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	e000ed00 	.word	0xe000ed00

080085fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80085fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008634 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008600:	f7ff ffea 	bl	80085d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008604:	480c      	ldr	r0, [pc, #48]	; (8008638 <LoopForever+0x6>)
  ldr r1, =_edata
 8008606:	490d      	ldr	r1, [pc, #52]	; (800863c <LoopForever+0xa>)
  ldr r2, =_sidata
 8008608:	4a0d      	ldr	r2, [pc, #52]	; (8008640 <LoopForever+0xe>)
  movs r3, #0
 800860a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800860c:	e002      	b.n	8008614 <LoopCopyDataInit>

0800860e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800860e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008612:	3304      	adds	r3, #4

08008614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008618:	d3f9      	bcc.n	800860e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800861a:	4a0a      	ldr	r2, [pc, #40]	; (8008644 <LoopForever+0x12>)
  ldr r4, =_ebss
 800861c:	4c0a      	ldr	r4, [pc, #40]	; (8008648 <LoopForever+0x16>)
  movs r3, #0
 800861e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008620:	e001      	b.n	8008626 <LoopFillZerobss>

08008622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008624:	3204      	adds	r2, #4

08008626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008628:	d3fb      	bcc.n	8008622 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800862a:	f000 f811 	bl	8008650 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800862e:	f7fe fb2d 	bl	8006c8c <main>

08008632 <LoopForever>:

LoopForever:
    b LoopForever
 8008632:	e7fe      	b.n	8008632 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8008634:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8008638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800863c:	20001948 	.word	0x20001948
  ldr r2, =_sidata
 8008640:	08008740 	.word	0x08008740
  ldr r2, =_sbss
 8008644:	20001948 	.word	0x20001948
  ldr r4, =_ebss
 8008648:	2004ff0c 	.word	0x2004ff0c

0800864c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800864c:	e7fe      	b.n	800864c <ADC1_IRQHandler>
	...

08008650 <__libc_init_array>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	4d0d      	ldr	r5, [pc, #52]	; (8008688 <__libc_init_array+0x38>)
 8008654:	4c0d      	ldr	r4, [pc, #52]	; (800868c <__libc_init_array+0x3c>)
 8008656:	1b64      	subs	r4, r4, r5
 8008658:	10a4      	asrs	r4, r4, #2
 800865a:	2600      	movs	r6, #0
 800865c:	42a6      	cmp	r6, r4
 800865e:	d109      	bne.n	8008674 <__libc_init_array+0x24>
 8008660:	4d0b      	ldr	r5, [pc, #44]	; (8008690 <__libc_init_array+0x40>)
 8008662:	4c0c      	ldr	r4, [pc, #48]	; (8008694 <__libc_init_array+0x44>)
 8008664:	f000 f820 	bl	80086a8 <_init>
 8008668:	1b64      	subs	r4, r4, r5
 800866a:	10a4      	asrs	r4, r4, #2
 800866c:	2600      	movs	r6, #0
 800866e:	42a6      	cmp	r6, r4
 8008670:	d105      	bne.n	800867e <__libc_init_array+0x2e>
 8008672:	bd70      	pop	{r4, r5, r6, pc}
 8008674:	f855 3b04 	ldr.w	r3, [r5], #4
 8008678:	4798      	blx	r3
 800867a:	3601      	adds	r6, #1
 800867c:	e7ee      	b.n	800865c <__libc_init_array+0xc>
 800867e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008682:	4798      	blx	r3
 8008684:	3601      	adds	r6, #1
 8008686:	e7f2      	b.n	800866e <__libc_init_array+0x1e>
 8008688:	08008738 	.word	0x08008738
 800868c:	08008738 	.word	0x08008738
 8008690:	08008738 	.word	0x08008738
 8008694:	0800873c 	.word	0x0800873c

08008698 <memset>:
 8008698:	4402      	add	r2, r0
 800869a:	4603      	mov	r3, r0
 800869c:	4293      	cmp	r3, r2
 800869e:	d100      	bne.n	80086a2 <memset+0xa>
 80086a0:	4770      	bx	lr
 80086a2:	f803 1b01 	strb.w	r1, [r3], #1
 80086a6:	e7f9      	b.n	800869c <memset+0x4>

080086a8 <_init>:
 80086a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086aa:	bf00      	nop
 80086ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ae:	bc08      	pop	{r3}
 80086b0:	469e      	mov	lr, r3
 80086b2:	4770      	bx	lr

080086b4 <_fini>:
 80086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b6:	bf00      	nop
 80086b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ba:	bc08      	pop	{r3}
 80086bc:	469e      	mov	lr, r3
 80086be:	4770      	bx	lr
