Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Aug 25 16:30:00 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm2Update_wrapper_timing_summary_routed.rpt -rpx iicComm2Update_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm2Update_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.779        0.000                      0                33274        0.027        0.000                      0                33274        4.020        0.000                       0                 22539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.779        0.000                      0                33274        0.027        0.000                      0                33274        4.020        0.000                       0                 22539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 1.815ns (21.690%)  route 6.553ns (78.310%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.689    11.412    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X35Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.480    12.659    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X35Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.191    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 1.815ns (21.690%)  route 6.553ns (78.310%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.689    11.412    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X35Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.480    12.659    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X35Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.191    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.815ns (21.954%)  route 6.452ns (78.046%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.593    10.599    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.723 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.311    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X33Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y55         FDRE (Setup_fdre_C_R)       -0.429    12.190    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.063ns (24.222%)  route 6.454ns (75.778%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.139     9.882    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.124    10.006 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.362    10.368    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.492 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.410    10.902    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.124    11.026 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0/O
                         net (fo=1, routed)           0.411    11.437    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.561 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3/O
                         net (fo=1, routed)           0.000    11.561    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3_n_0
    SLICE_X33Y56         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.479    12.658    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X33Y56         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)        0.029    12.648    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.815ns (23.257%)  route 5.989ns (76.743%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.750     3.044    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=22, routed)          1.070     4.632    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.150     4.782 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.613     5.395    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.328     5.723 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.042     6.765    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.120     6.885 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.512     7.397    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.327     7.724 f  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.895     8.619    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X23Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.743 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.671     9.414    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.538 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.308     9.846    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.878    10.848    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X1Y19         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       1.622    12.801    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y19         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.310    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  1.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mueOg_U3/iiccomm2update_mueOg_MulnS_0_U/buff4_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.230%)  route 0.209ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.548     0.884    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mueOg_U3/iiccomm2update_mueOg_MulnS_0_U/ap_clk
    SLICE_X48Y25         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mueOg_U3/iiccomm2update_mueOg_MulnS_0_U/buff4_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mueOg_U3/iiccomm2update_mueOg_MulnS_0_U/buff4_reg[0]__0/Q
                         net (fo=1, routed)           0.209     1.234    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mueOg_U3_n_51
    SLICE_X51Y26         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.810     1.176    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X51Y26         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[5]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.066     1.207    iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[58].remd_tmp_reg[59][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp_reg[60][50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.978%)  route 0.202ns (52.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.626     0.962    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/ap_clk
    SLICE_X53Y130        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[58].remd_tmp_reg[59][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[58].remd_tmp_reg[59][49]/Q
                         net (fo=3, routed)           0.202     1.305    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[58].remd_tmp_reg[59]__0__0[49]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.350 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp[60][50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.350    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp[60][50]_i_1__0_n_0
    SLICE_X49Y131        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp_reg[60][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.901     1.267    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/ap_clk
    SLICE_X49Y131        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp_reg[60][50]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.092     1.320    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U16/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[59].remd_tmp_reg[60][50]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.424%)  route 0.189ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.556     0.892    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/ap_clk
    SLICE_X42Y32         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff3_reg[11]/Q
                         net (fo=1, routed)           0.189     1.245    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff3_reg[11]
    SLICE_X53Y32         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.817     1.183    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/ap_clk
    SLICE_X53Y32         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff4_reg[11]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.066     1.214    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mug8j_U5/iiccomm2update_mug8j_MulnS_2_U/buff4_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/b_reg0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.183%)  route 0.219ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.552     0.888    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X48Y29         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicComm2Update_i/iiccomm2update_0/inst/tmp_39_reg_2373_reg[22]/Q
                         net (fo=1, routed)           0.219     1.247    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/Q[22]
    SLICE_X53Y29         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/b_reg0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.814     1.180    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/ap_clk
    SLICE_X53Y29         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/b_reg0_reg[22]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.070     1.215    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/b_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_1_reg_2346_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_pressure_lsb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.057%)  route 0.169ns (56.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.558     0.894    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X53Y46         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_1_reg_2346_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_1_reg_2346_reg[11]/Q
                         net (fo=1, routed)           0.169     1.191    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/sensorData_load_1_reg_2346_reg[31][11]
    SLICE_X48Y46         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_pressure_lsb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.829     1.195    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y46         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_pressure_lsb_reg[11]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)        -0.007     1.153    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_pressure_lsb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.250ns (57.810%)  route 0.182ns (42.190%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.554     0.890    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.182     1.213    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[22]
    SLICE_X50Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.258 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     1.258    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub_0[22]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.322 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.322    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_30_out
    SLICE_X50Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.818     1.184    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     1.283    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.250ns (57.810%)  route 0.182ns (42.190%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.555     0.891    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y90         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.182     1.214    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[30]
    SLICE_X50Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.259 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[31].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     1.259    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub_0[30]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.323 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.323    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_22_out
    SLICE_X50Y90         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.819     1.185    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y90         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.134     1.284    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.250ns (57.810%)  route 0.182ns (42.190%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.555     0.891    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y91         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=2, routed)           0.182     1.214    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[34]
    SLICE_X50Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.259 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[35].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     1.259    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub_0[34]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.323 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.323    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_18_out
    SLICE_X50Y91         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.819     1.185    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y91         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134     1.284    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.201%)  route 0.181ns (41.799%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.554     0.890    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.181     1.212    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[20]
    SLICE_X50Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.257 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     1.257    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub_0[20]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.323 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.323    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_32_out
    SLICE_X50Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.818     1.184    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y88         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     1.283    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.201%)  route 0.181ns (41.799%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.556     0.892    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y93         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[40]/Q
                         net (fo=2, routed)           0.181     1.214    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[40]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.259 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     1.259    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub_0[40]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.325 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.325    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_12_out
    SLICE_X50Y93         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22542, routed)       0.820     1.186    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y93         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.285    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_ddcud_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y13     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muhbi_U6/iiccomm2update_muhbi_Mul6S_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y22     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muibs_U7/iiccomm2update_muibs_MulnS_3_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y27     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muncg_U12/iiccomm2update_muncg_MulnS_5_U/buff4_reg__1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[13]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[14]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[15]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[16]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[25]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[26]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[27]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[28]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[29]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y75    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[30]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[17]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[18]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[19]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[20]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[21]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[22]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[23]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y76    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mutde_U18/iiccomm2update_mutde_MulnS_7_U/buff9_reg[24]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y33    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/buff9_reg[26]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y33    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mufYi_U4/iiccomm2update_mufYi_MulnS_1_U/buff9_reg[27]_srl6/CLK



