ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 80 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_Base_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_TIM_Base_MspInit:
  87              	.LVL0:
  88              	.LFB66:
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c **** /**
  83:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 4


  87:Core/Src/stm32f1xx_hal_msp.c **** */
  88:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f1xx_hal_msp.c **** {
  89              		.loc 1 89 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 89 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
  98 0002 83B0     		sub	sp, sp, #12
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 16
  90:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 101              		.loc 1 90 3 is_stmt 1 view .LVU16
 102              		.loc 1 90 15 is_stmt 0 view .LVU17
 103 0004 0368     		ldr	r3, [r0]
 104              		.loc 1 90 5 view .LVU18
 105 0006 134A     		ldr	r2, .L11
 106 0008 9342     		cmp	r3, r2
 107 000a 05D0     		beq	.L9
  91:Core/Src/stm32f1xx_hal_msp.c ****   {
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c **** 
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
  98:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
  99:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 100:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 103:Core/Src/stm32f1xx_hal_msp.c ****   }
 104:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 108              		.loc 1 104 8 is_stmt 1 view .LVU19
 109              		.loc 1 104 10 is_stmt 0 view .LVU20
 110 000c 124A     		ldr	r2, .L11+4
 111 000e 9342     		cmp	r3, r2
 112 0010 15D0     		beq	.L10
 113              	.LVL1:
 114              	.L5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   {
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c ****   }
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c **** }
 115              		.loc 1 116 1 view .LVU21
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 5


 116 0012 03B0     		add	sp, sp, #12
 117              	.LCFI4:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 0014 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L9:
 124              	.LCFI5:
 125              		.cfi_restore_state
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 126              		.loc 1 96 5 is_stmt 1 view .LVU22
 127              	.LBB4:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 128              		.loc 1 96 5 view .LVU23
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 129              		.loc 1 96 5 view .LVU24
 130 0018 104B     		ldr	r3, .L11+8
 131 001a 9A69     		ldr	r2, [r3, #24]
 132 001c 42F40062 		orr	r2, r2, #2048
 133 0020 9A61     		str	r2, [r3, #24]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 134              		.loc 1 96 5 view .LVU25
 135 0022 9B69     		ldr	r3, [r3, #24]
 136 0024 03F40063 		and	r3, r3, #2048
 137 0028 0093     		str	r3, [sp]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 138              		.loc 1 96 5 view .LVU26
 139 002a 009B     		ldr	r3, [sp]
 140              	.LBE4:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 141              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 142              		.loc 1 98 5 view .LVU28
 143 002c 0022     		movs	r2, #0
 144 002e 1146     		mov	r1, r2
 145 0030 1920     		movs	r0, #25
 146              	.LVL3:
  98:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 147              		.loc 1 98 5 is_stmt 0 view .LVU29
 148 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 149              	.LVL4:
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 150              		.loc 1 99 5 is_stmt 1 view .LVU30
 151 0036 1920     		movs	r0, #25
 152 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 153              	.LVL5:
 154 003c E9E7     		b	.L5
 155              	.LVL6:
 156              	.L10:
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 157              		.loc 1 110 5 view .LVU31
 158              	.LBB5:
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 159              		.loc 1 110 5 view .LVU32
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 160              		.loc 1 110 5 view .LVU33
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 6


 161 003e 074B     		ldr	r3, .L11+8
 162 0040 DA69     		ldr	r2, [r3, #28]
 163 0042 42F00402 		orr	r2, r2, #4
 164 0046 DA61     		str	r2, [r3, #28]
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 165              		.loc 1 110 5 view .LVU34
 166 0048 DB69     		ldr	r3, [r3, #28]
 167 004a 03F00403 		and	r3, r3, #4
 168 004e 0193     		str	r3, [sp, #4]
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 169              		.loc 1 110 5 view .LVU35
 170 0050 019B     		ldr	r3, [sp, #4]
 171              	.LBE5:
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 172              		.loc 1 110 5 view .LVU36
 173              		.loc 1 116 1 is_stmt 0 view .LVU37
 174 0052 DEE7     		b	.L5
 175              	.L12:
 176              		.align	2
 177              	.L11:
 178 0054 002C0140 		.word	1073818624
 179 0058 00080040 		.word	1073743872
 180 005c 00100240 		.word	1073876992
 181              		.cfi_endproc
 182              	.LFE66:
 184              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_TIM_Encoder_MspInit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	HAL_TIM_Encoder_MspInit:
 192              	.LVL7:
 193              	.LFB67:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** /**
 119:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 120:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 121:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 122:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f1xx_hal_msp.c **** */
 124:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 125:Core/Src/stm32f1xx_hal_msp.c **** {
 194              		.loc 1 125 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 24
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		.loc 1 125 1 is_stmt 0 view .LVU39
 199 0000 00B5     		push	{lr}
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 14, -4
 203 0002 87B0     		sub	sp, sp, #28
 204              	.LCFI7:
 205              		.cfi_def_cfa_offset 32
 126:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 206              		.loc 1 126 3 is_stmt 1 view .LVU40
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 7


 207              		.loc 1 126 20 is_stmt 0 view .LVU41
 208 0004 0023     		movs	r3, #0
 209 0006 0293     		str	r3, [sp, #8]
 210 0008 0393     		str	r3, [sp, #12]
 211 000a 0493     		str	r3, [sp, #16]
 212 000c 0593     		str	r3, [sp, #20]
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 213              		.loc 1 127 3 is_stmt 1 view .LVU42
 214              		.loc 1 127 18 is_stmt 0 view .LVU43
 215 000e 0368     		ldr	r3, [r0]
 216              		.loc 1 127 5 view .LVU44
 217 0010 B3F1804F 		cmp	r3, #1073741824
 218 0014 02D0     		beq	.L16
 219              	.LVL8:
 220              	.L13:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 136:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 141:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 142:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 148:Core/Src/stm32f1xx_hal_msp.c ****   }
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c **** }
 221              		.loc 1 150 1 view .LVU45
 222 0016 07B0     		add	sp, sp, #28
 223              	.LCFI8:
 224              		.cfi_remember_state
 225              		.cfi_def_cfa_offset 4
 226              		@ sp needed
 227 0018 5DF804FB 		ldr	pc, [sp], #4
 228              	.LVL9:
 229              	.L16:
 230              	.LCFI9:
 231              		.cfi_restore_state
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 232              		.loc 1 133 5 is_stmt 1 view .LVU46
 233              	.LBB6:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 133 5 view .LVU47
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 235              		.loc 1 133 5 view .LVU48
 236 001c 03F50433 		add	r3, r3, #135168
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 8


 237 0020 DA69     		ldr	r2, [r3, #28]
 238 0022 42F00102 		orr	r2, r2, #1
 239 0026 DA61     		str	r2, [r3, #28]
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 133 5 view .LVU49
 241 0028 DA69     		ldr	r2, [r3, #28]
 242 002a 02F00102 		and	r2, r2, #1
 243 002e 0092     		str	r2, [sp]
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 244              		.loc 1 133 5 view .LVU50
 245 0030 009A     		ldr	r2, [sp]
 246              	.LBE6:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 247              		.loc 1 133 5 view .LVU51
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 248              		.loc 1 135 5 view .LVU52
 249              	.LBB7:
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 250              		.loc 1 135 5 view .LVU53
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 251              		.loc 1 135 5 view .LVU54
 252 0032 9A69     		ldr	r2, [r3, #24]
 253 0034 42F00402 		orr	r2, r2, #4
 254 0038 9A61     		str	r2, [r3, #24]
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 255              		.loc 1 135 5 view .LVU55
 256 003a 9B69     		ldr	r3, [r3, #24]
 257 003c 03F00403 		and	r3, r3, #4
 258 0040 0193     		str	r3, [sp, #4]
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 259              		.loc 1 135 5 view .LVU56
 260 0042 019B     		ldr	r3, [sp, #4]
 261              	.LBE7:
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 262              		.loc 1 135 5 view .LVU57
 140:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 263              		.loc 1 140 5 view .LVU58
 140:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 264              		.loc 1 140 25 is_stmt 0 view .LVU59
 265 0044 0323     		movs	r3, #3
 266 0046 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 141 5 is_stmt 1 view .LVU60
 142:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268              		.loc 1 142 5 view .LVU61
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 269              		.loc 1 143 5 view .LVU62
 270 0048 02A9     		add	r1, sp, #8
 271 004a 0248     		ldr	r0, .L17
 272              	.LVL10:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 273              		.loc 1 143 5 is_stmt 0 view .LVU63
 274 004c FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL11:
 276              		.loc 1 150 1 view .LVU64
 277 0050 E1E7     		b	.L13
 278              	.L18:
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 9


 279 0052 00BF     		.align	2
 280              	.L17:
 281 0054 00080140 		.word	1073809408
 282              		.cfi_endproc
 283              	.LFE67:
 285              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_TIM_MspPostInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_TIM_MspPostInit:
 293              	.LVL12:
 294              	.LFB68:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 153:Core/Src/stm32f1xx_hal_msp.c **** {
 295              		.loc 1 153 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 24
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 153 1 is_stmt 0 view .LVU66
 300 0000 00B5     		push	{lr}
 301              	.LCFI10:
 302              		.cfi_def_cfa_offset 4
 303              		.cfi_offset 14, -4
 304 0002 87B0     		sub	sp, sp, #28
 305              	.LCFI11:
 306              		.cfi_def_cfa_offset 32
 154:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 307              		.loc 1 154 3 is_stmt 1 view .LVU67
 308              		.loc 1 154 20 is_stmt 0 view .LVU68
 309 0004 0023     		movs	r3, #0
 310 0006 0293     		str	r3, [sp, #8]
 311 0008 0393     		str	r3, [sp, #12]
 312 000a 0493     		str	r3, [sp, #16]
 313 000c 0593     		str	r3, [sp, #20]
 155:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM4)
 314              		.loc 1 155 3 is_stmt 1 view .LVU69
 315              		.loc 1 155 10 is_stmt 0 view .LVU70
 316 000e 0268     		ldr	r2, [r0]
 317              		.loc 1 155 5 view .LVU71
 318 0010 0D4B     		ldr	r3, .L23
 319 0012 9A42     		cmp	r2, r3
 320 0014 02D0     		beq	.L22
 321              	.LVL13:
 322              	.L19:
 156:Core/Src/stm32f1xx_hal_msp.c ****   {
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 163:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 164:Core/Src/stm32f1xx_hal_msp.c ****     */
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 10


 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 168:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 170:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 173:Core/Src/stm32f1xx_hal_msp.c ****   }
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c **** }
 323              		.loc 1 175 1 view .LVU72
 324 0016 07B0     		add	sp, sp, #28
 325              	.LCFI12:
 326              		.cfi_remember_state
 327              		.cfi_def_cfa_offset 4
 328              		@ sp needed
 329 0018 5DF804FB 		ldr	pc, [sp], #4
 330              	.LVL14:
 331              	.L22:
 332              	.LCFI13:
 333              		.cfi_restore_state
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 334              		.loc 1 161 5 is_stmt 1 view .LVU73
 335              	.LBB8:
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 336              		.loc 1 161 5 view .LVU74
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 337              		.loc 1 161 5 view .LVU75
 338 001c 03F50233 		add	r3, r3, #133120
 339 0020 9A69     		ldr	r2, [r3, #24]
 340 0022 42F00802 		orr	r2, r2, #8
 341 0026 9A61     		str	r2, [r3, #24]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 342              		.loc 1 161 5 view .LVU76
 343 0028 9B69     		ldr	r3, [r3, #24]
 344 002a 03F00803 		and	r3, r3, #8
 345 002e 0193     		str	r3, [sp, #4]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 346              		.loc 1 161 5 view .LVU77
 347 0030 019B     		ldr	r3, [sp, #4]
 348              	.LBE8:
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 349              		.loc 1 161 5 view .LVU78
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350              		.loc 1 165 5 view .LVU79
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 351              		.loc 1 165 25 is_stmt 0 view .LVU80
 352 0032 4023     		movs	r3, #64
 353 0034 0293     		str	r3, [sp, #8]
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 354              		.loc 1 166 5 is_stmt 1 view .LVU81
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 355              		.loc 1 166 26 is_stmt 0 view .LVU82
 356 0036 0223     		movs	r3, #2
 357 0038 0393     		str	r3, [sp, #12]
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 358              		.loc 1 167 5 is_stmt 1 view .LVU83
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 11


 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 359              		.loc 1 167 27 is_stmt 0 view .LVU84
 360 003a 0593     		str	r3, [sp, #20]
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 361              		.loc 1 168 5 is_stmt 1 view .LVU85
 362 003c 02A9     		add	r1, sp, #8
 363 003e 0348     		ldr	r0, .L23+4
 364              	.LVL15:
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 365              		.loc 1 168 5 is_stmt 0 view .LVU86
 366 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 367              	.LVL16:
 368              		.loc 1 175 1 view .LVU87
 369 0044 E7E7     		b	.L19
 370              	.L24:
 371 0046 00BF     		.align	2
 372              	.L23:
 373 0048 00080040 		.word	1073743872
 374 004c 000C0140 		.word	1073810432
 375              		.cfi_endproc
 376              	.LFE68:
 378              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 379              		.align	1
 380              		.global	HAL_TIM_Base_MspDeInit
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	HAL_TIM_Base_MspDeInit:
 386              	.LVL17:
 387              	.LFB69:
 176:Core/Src/stm32f1xx_hal_msp.c **** /**
 177:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 178:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 179:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 180:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 181:Core/Src/stm32f1xx_hal_msp.c **** */
 182:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 183:Core/Src/stm32f1xx_hal_msp.c **** {
 388              		.loc 1 183 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		.loc 1 183 1 is_stmt 0 view .LVU89
 393 0000 08B5     		push	{r3, lr}
 394              	.LCFI14:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 3, -8
 397              		.cfi_offset 14, -4
 184:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 398              		.loc 1 184 3 is_stmt 1 view .LVU90
 399              		.loc 1 184 15 is_stmt 0 view .LVU91
 400 0002 0368     		ldr	r3, [r0]
 401              		.loc 1 184 5 view .LVU92
 402 0004 0B4A     		ldr	r2, .L31
 403 0006 9342     		cmp	r3, r2
 404 0008 03D0     		beq	.L29
 185:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 12


 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 189:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 197:Core/Src/stm32f1xx_hal_msp.c ****   }
 198:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 405              		.loc 1 198 8 is_stmt 1 view .LVU93
 406              		.loc 1 198 10 is_stmt 0 view .LVU94
 407 000a 0B4A     		ldr	r2, .L31+4
 408 000c 9342     		cmp	r3, r2
 409 000e 0AD0     		beq	.L30
 410              	.LVL18:
 411              	.L25:
 199:Core/Src/stm32f1xx_hal_msp.c ****   {
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 203:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 208:Core/Src/stm32f1xx_hal_msp.c ****   }
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** }
 412              		.loc 1 210 1 view .LVU95
 413 0010 08BD     		pop	{r3, pc}
 414              	.LVL19:
 415              	.L29:
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 416              		.loc 1 190 5 is_stmt 1 view .LVU96
 417 0012 02F56442 		add	r2, r2, #58368
 418 0016 9369     		ldr	r3, [r2, #24]
 419 0018 23F40063 		bic	r3, r3, #2048
 420 001c 9361     		str	r3, [r2, #24]
 193:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 421              		.loc 1 193 5 view .LVU97
 422 001e 1920     		movs	r0, #25
 423              	.LVL20:
 193:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 424              		.loc 1 193 5 is_stmt 0 view .LVU98
 425 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 426              	.LVL21:
 427 0024 F4E7     		b	.L25
 428              	.LVL22:
 429              	.L30:
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 430              		.loc 1 204 5 is_stmt 1 view .LVU99
 431 0026 02F50232 		add	r2, r2, #133120
 432 002a D369     		ldr	r3, [r2, #28]
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 13


 433 002c 23F00403 		bic	r3, r3, #4
 434 0030 D361     		str	r3, [r2, #28]
 435              		.loc 1 210 1 is_stmt 0 view .LVU100
 436 0032 EDE7     		b	.L25
 437              	.L32:
 438              		.align	2
 439              	.L31:
 440 0034 002C0140 		.word	1073818624
 441 0038 00080040 		.word	1073743872
 442              		.cfi_endproc
 443              	.LFE69:
 445              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 446              		.align	1
 447              		.global	HAL_TIM_Encoder_MspDeInit
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	HAL_TIM_Encoder_MspDeInit:
 453              	.LVL23:
 454              	.LFB70:
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c **** /**
 213:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 214:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 215:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 216:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 217:Core/Src/stm32f1xx_hal_msp.c **** */
 218:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 219:Core/Src/stm32f1xx_hal_msp.c **** {
 455              		.loc 1 219 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		.loc 1 219 1 is_stmt 0 view .LVU102
 460 0000 08B5     		push	{r3, lr}
 461              	.LCFI15:
 462              		.cfi_def_cfa_offset 8
 463              		.cfi_offset 3, -8
 464              		.cfi_offset 14, -4
 220:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 465              		.loc 1 220 3 is_stmt 1 view .LVU103
 466              		.loc 1 220 18 is_stmt 0 view .LVU104
 467 0002 0368     		ldr	r3, [r0]
 468              		.loc 1 220 5 view .LVU105
 469 0004 B3F1804F 		cmp	r3, #1073741824
 470 0008 00D0     		beq	.L36
 471              	.LVL24:
 472              	.L33:
 221:Core/Src/stm32f1xx_hal_msp.c ****   {
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 225:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 226:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 229:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 14


 230:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 231:Core/Src/stm32f1xx_hal_msp.c ****     */
 232:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 236:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 237:Core/Src/stm32f1xx_hal_msp.c ****   }
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 239:Core/Src/stm32f1xx_hal_msp.c **** }
 473              		.loc 1 239 1 view .LVU106
 474 000a 08BD     		pop	{r3, pc}
 475              	.LVL25:
 476              	.L36:
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 477              		.loc 1 226 5 is_stmt 1 view .LVU107
 478 000c 044A     		ldr	r2, .L37
 479 000e D369     		ldr	r3, [r2, #28]
 480 0010 23F00103 		bic	r3, r3, #1
 481 0014 D361     		str	r3, [r2, #28]
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 482              		.loc 1 232 5 view .LVU108
 483 0016 0321     		movs	r1, #3
 484 0018 0248     		ldr	r0, .L37+4
 485              	.LVL26:
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 486              		.loc 1 232 5 is_stmt 0 view .LVU109
 487 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 488              	.LVL27:
 489              		.loc 1 239 1 view .LVU110
 490 001e F4E7     		b	.L33
 491              	.L38:
 492              		.align	2
 493              	.L37:
 494 0020 00100240 		.word	1073876992
 495 0024 00080140 		.word	1073809408
 496              		.cfi_endproc
 497              	.LFE70:
 499              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 500              		.align	1
 501              		.global	HAL_UART_MspInit
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 506              	HAL_UART_MspInit:
 507              	.LVL28:
 508              	.LFB71:
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c **** /**
 242:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 243:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 244:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 245:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 246:Core/Src/stm32f1xx_hal_msp.c **** */
 247:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 248:Core/Src/stm32f1xx_hal_msp.c **** {
 509              		.loc 1 248 1 is_stmt 1 view -0
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 15


 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 24
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		.loc 1 248 1 is_stmt 0 view .LVU112
 514 0000 70B5     		push	{r4, r5, r6, lr}
 515              	.LCFI16:
 516              		.cfi_def_cfa_offset 16
 517              		.cfi_offset 4, -16
 518              		.cfi_offset 5, -12
 519              		.cfi_offset 6, -8
 520              		.cfi_offset 14, -4
 521 0002 86B0     		sub	sp, sp, #24
 522              	.LCFI17:
 523              		.cfi_def_cfa_offset 40
 249:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 524              		.loc 1 249 3 is_stmt 1 view .LVU113
 525              		.loc 1 249 20 is_stmt 0 view .LVU114
 526 0004 0023     		movs	r3, #0
 527 0006 0293     		str	r3, [sp, #8]
 528 0008 0393     		str	r3, [sp, #12]
 529 000a 0493     		str	r3, [sp, #16]
 530 000c 0593     		str	r3, [sp, #20]
 250:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 531              		.loc 1 250 3 is_stmt 1 view .LVU115
 532              		.loc 1 250 11 is_stmt 0 view .LVU116
 533 000e 0268     		ldr	r2, [r0]
 534              		.loc 1 250 5 view .LVU117
 535 0010 264B     		ldr	r3, .L45
 536 0012 9A42     		cmp	r2, r3
 537 0014 01D0     		beq	.L43
 538              	.LVL29:
 539              	.L39:
 251:Core/Src/stm32f1xx_hal_msp.c ****   {
 252:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 255:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 256:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 259:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 260:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 261:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 262:Core/Src/stm32f1xx_hal_msp.c ****     */
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 270:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA Init */
 274:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 16


 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 282:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 283:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 284:Core/Src/stm32f1xx_hal_msp.c ****     {
 285:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 286:Core/Src/stm32f1xx_hal_msp.c ****     }
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 288:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c **** }
 540              		.loc 1 298 1 view .LVU118
 541 0016 06B0     		add	sp, sp, #24
 542              	.LCFI18:
 543              		.cfi_remember_state
 544              		.cfi_def_cfa_offset 16
 545              		@ sp needed
 546 0018 70BD     		pop	{r4, r5, r6, pc}
 547              	.LVL30:
 548              	.L43:
 549              	.LCFI19:
 550              		.cfi_restore_state
 551              		.loc 1 298 1 view .LVU119
 552 001a 0446     		mov	r4, r0
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 553              		.loc 1 256 5 is_stmt 1 view .LVU120
 554              	.LBB9:
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 555              		.loc 1 256 5 view .LVU121
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 556              		.loc 1 256 5 view .LVU122
 557 001c 03F55843 		add	r3, r3, #55296
 558 0020 9A69     		ldr	r2, [r3, #24]
 559 0022 42F48042 		orr	r2, r2, #16384
 560 0026 9A61     		str	r2, [r3, #24]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 561              		.loc 1 256 5 view .LVU123
 562 0028 9A69     		ldr	r2, [r3, #24]
 563 002a 02F48042 		and	r2, r2, #16384
 564 002e 0092     		str	r2, [sp]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 565              		.loc 1 256 5 view .LVU124
 566 0030 009A     		ldr	r2, [sp]
 567              	.LBE9:
 256:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 17


 568              		.loc 1 256 5 view .LVU125
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 569              		.loc 1 258 5 view .LVU126
 570              	.LBB10:
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 571              		.loc 1 258 5 view .LVU127
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 572              		.loc 1 258 5 view .LVU128
 573 0032 9A69     		ldr	r2, [r3, #24]
 574 0034 42F00402 		orr	r2, r2, #4
 575 0038 9A61     		str	r2, [r3, #24]
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 576              		.loc 1 258 5 view .LVU129
 577 003a 9B69     		ldr	r3, [r3, #24]
 578 003c 03F00403 		and	r3, r3, #4
 579 0040 0193     		str	r3, [sp, #4]
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 580              		.loc 1 258 5 view .LVU130
 581 0042 019B     		ldr	r3, [sp, #4]
 582              	.LBE10:
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 583              		.loc 1 258 5 view .LVU131
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 584              		.loc 1 263 5 view .LVU132
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585              		.loc 1 263 25 is_stmt 0 view .LVU133
 586 0044 4FF40073 		mov	r3, #512
 587 0048 0293     		str	r3, [sp, #8]
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 588              		.loc 1 264 5 is_stmt 1 view .LVU134
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 589              		.loc 1 264 26 is_stmt 0 view .LVU135
 590 004a 0223     		movs	r3, #2
 591 004c 0393     		str	r3, [sp, #12]
 265:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 592              		.loc 1 265 5 is_stmt 1 view .LVU136
 265:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 593              		.loc 1 265 27 is_stmt 0 view .LVU137
 594 004e 0323     		movs	r3, #3
 595 0050 0593     		str	r3, [sp, #20]
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 596              		.loc 1 266 5 is_stmt 1 view .LVU138
 597 0052 174E     		ldr	r6, .L45+4
 598 0054 02A9     		add	r1, sp, #8
 599 0056 3046     		mov	r0, r6
 600              	.LVL31:
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 601              		.loc 1 266 5 is_stmt 0 view .LVU139
 602 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 603              	.LVL32:
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 604              		.loc 1 268 5 is_stmt 1 view .LVU140
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 605              		.loc 1 268 25 is_stmt 0 view .LVU141
 606 005c 4FF48063 		mov	r3, #1024
 607 0060 0293     		str	r3, [sp, #8]
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 18


 608              		.loc 1 269 5 is_stmt 1 view .LVU142
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 609              		.loc 1 269 26 is_stmt 0 view .LVU143
 610 0062 0025     		movs	r5, #0
 611 0064 0395     		str	r5, [sp, #12]
 270:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 612              		.loc 1 270 5 is_stmt 1 view .LVU144
 270:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 613              		.loc 1 270 26 is_stmt 0 view .LVU145
 614 0066 0495     		str	r5, [sp, #16]
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 615              		.loc 1 271 5 is_stmt 1 view .LVU146
 616 0068 02A9     		add	r1, sp, #8
 617 006a 3046     		mov	r0, r6
 618 006c FFF7FEFF 		bl	HAL_GPIO_Init
 619              	.LVL33:
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 620              		.loc 1 275 5 view .LVU147
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 621              		.loc 1 275 29 is_stmt 0 view .LVU148
 622 0070 1048     		ldr	r0, .L45+8
 623 0072 114B     		ldr	r3, .L45+12
 624 0074 0360     		str	r3, [r0]
 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 625              		.loc 1 276 5 is_stmt 1 view .LVU149
 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 626              		.loc 1 276 35 is_stmt 0 view .LVU150
 627 0076 4560     		str	r5, [r0, #4]
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 628              		.loc 1 277 5 is_stmt 1 view .LVU151
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 629              		.loc 1 277 35 is_stmt 0 view .LVU152
 630 0078 8560     		str	r5, [r0, #8]
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 631              		.loc 1 278 5 is_stmt 1 view .LVU153
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 632              		.loc 1 278 32 is_stmt 0 view .LVU154
 633 007a 8023     		movs	r3, #128
 634 007c C360     		str	r3, [r0, #12]
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 635              		.loc 1 279 5 is_stmt 1 view .LVU155
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 636              		.loc 1 279 45 is_stmt 0 view .LVU156
 637 007e 0561     		str	r5, [r0, #16]
 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 638              		.loc 1 280 5 is_stmt 1 view .LVU157
 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 639              		.loc 1 280 42 is_stmt 0 view .LVU158
 640 0080 4561     		str	r5, [r0, #20]
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 641              		.loc 1 281 5 is_stmt 1 view .LVU159
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 642              		.loc 1 281 30 is_stmt 0 view .LVU160
 643 0082 8561     		str	r5, [r0, #24]
 282:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 644              		.loc 1 282 5 is_stmt 1 view .LVU161
 282:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 19


 645              		.loc 1 282 34 is_stmt 0 view .LVU162
 646 0084 C561     		str	r5, [r0, #28]
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 647              		.loc 1 283 5 is_stmt 1 view .LVU163
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 648              		.loc 1 283 9 is_stmt 0 view .LVU164
 649 0086 FFF7FEFF 		bl	HAL_DMA_Init
 650              	.LVL34:
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 651              		.loc 1 283 8 view .LVU165
 652 008a 58B9     		cbnz	r0, .L44
 653              	.L41:
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 654              		.loc 1 288 5 is_stmt 1 view .LVU166
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 655              		.loc 1 288 5 view .LVU167
 656 008c 094B     		ldr	r3, .L45+8
 657 008e E363     		str	r3, [r4, #60]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 658              		.loc 1 288 5 view .LVU168
 659 0090 5C62     		str	r4, [r3, #36]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 660              		.loc 1 288 5 view .LVU169
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 661              		.loc 1 291 5 view .LVU170
 662 0092 0022     		movs	r2, #0
 663 0094 1146     		mov	r1, r2
 664 0096 2520     		movs	r0, #37
 665 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 666              	.LVL35:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 667              		.loc 1 292 5 view .LVU171
 668 009c 2520     		movs	r0, #37
 669 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 670              	.LVL36:
 671              		.loc 1 298 1 is_stmt 0 view .LVU172
 672 00a2 B8E7     		b	.L39
 673              	.L44:
 285:Core/Src/stm32f1xx_hal_msp.c ****     }
 674              		.loc 1 285 7 is_stmt 1 view .LVU173
 675 00a4 FFF7FEFF 		bl	Error_Handler
 676              	.LVL37:
 677 00a8 F0E7     		b	.L41
 678              	.L46:
 679 00aa 00BF     		.align	2
 680              	.L45:
 681 00ac 00380140 		.word	1073821696
 682 00b0 00080140 		.word	1073809408
 683 00b4 00000000 		.word	hdma_usart1_rx
 684 00b8 58000240 		.word	1073872984
 685              		.cfi_endproc
 686              	.LFE71:
 688              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 689              		.align	1
 690              		.global	HAL_UART_MspDeInit
 691              		.syntax unified
 692              		.thumb
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 20


 693              		.thumb_func
 695              	HAL_UART_MspDeInit:
 696              	.LVL38:
 697              	.LFB72:
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c **** /**
 301:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 302:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 303:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 304:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 305:Core/Src/stm32f1xx_hal_msp.c **** */
 306:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 307:Core/Src/stm32f1xx_hal_msp.c **** {
 698              		.loc 1 307 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 308:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 702              		.loc 1 308 3 view .LVU175
 703              		.loc 1 308 11 is_stmt 0 view .LVU176
 704 0000 0268     		ldr	r2, [r0]
 705              		.loc 1 308 5 view .LVU177
 706 0002 0B4B     		ldr	r3, .L54
 707 0004 9A42     		cmp	r2, r3
 708 0006 00D0     		beq	.L53
 709 0008 7047     		bx	lr
 710              	.L53:
 307:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 711              		.loc 1 307 1 view .LVU178
 712 000a 10B5     		push	{r4, lr}
 713              	.LCFI20:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 4, -8
 716              		.cfi_offset 14, -4
 717 000c 0446     		mov	r4, r0
 309:Core/Src/stm32f1xx_hal_msp.c ****   {
 310:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 312:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 313:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 718              		.loc 1 314 5 is_stmt 1 view .LVU179
 719 000e 094A     		ldr	r2, .L54+4
 720 0010 9369     		ldr	r3, [r2, #24]
 721 0012 23F48043 		bic	r3, r3, #16384
 722 0016 9361     		str	r3, [r2, #24]
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 316:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 317:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 318:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 319:Core/Src/stm32f1xx_hal_msp.c ****     */
 320:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 723              		.loc 1 320 5 view .LVU180
 724 0018 4FF4C061 		mov	r1, #1536
 725 001c 0648     		ldr	r0, .L54+8
 726              	.LVL39:
 727              		.loc 1 320 5 is_stmt 0 view .LVU181
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 21


 728 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 729              	.LVL40:
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 323:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 730              		.loc 1 323 5 is_stmt 1 view .LVU182
 731 0022 E06B     		ldr	r0, [r4, #60]
 732 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 733              	.LVL41:
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 325:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 326:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 734              		.loc 1 326 5 view .LVU183
 735 0028 2520     		movs	r0, #37
 736 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 737              	.LVL42:
 327:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 329:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 330:Core/Src/stm32f1xx_hal_msp.c ****   }
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 332:Core/Src/stm32f1xx_hal_msp.c **** }
 738              		.loc 1 332 1 is_stmt 0 view .LVU184
 739 002e 10BD     		pop	{r4, pc}
 740              	.LVL43:
 741              	.L55:
 742              		.loc 1 332 1 view .LVU185
 743              		.align	2
 744              	.L54:
 745 0030 00380140 		.word	1073821696
 746 0034 00100240 		.word	1073876992
 747 0038 00080140 		.word	1073809408
 748              		.cfi_endproc
 749              	.LFE72:
 751              		.text
 752              	.Letext0:
 753              		.file 2 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 754              		.file 3 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 755              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 756              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 757              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 758              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 759              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 760              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 761              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 762              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:80     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:86     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:178    .text.HAL_TIM_Base_MspInit:00000054 $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:185    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:191    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:281    .text.HAL_TIM_Encoder_MspInit:00000054 $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:286    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:292    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:373    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:379    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:385    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:440    .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:446    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:452    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:494    .text.HAL_TIM_Encoder_MspDeInit:00000020 $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:500    .text.HAL_UART_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:506    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:681    .text.HAL_UART_MspInit:000000ac $d
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:689    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:695    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\84935\AppData\Local\Temp\ccoIYzXi.s:745    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
HAL_DMA_Init
Error_Handler
hdma_usart1_rx
HAL_DMA_DeInit
