EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	3750 2300 4100 2300
$Sheet
S 4100 2150 1450 850 
U 5F6FD4F2
F0 "ESP32" 50
F1 "ESP32.sch" 50
F2 "CATHODE_SCL" I R 5550 2300 50 
F3 "CATHODE_SDO" I R 5550 2400 50 
F4 "CATHODE_LATCH" I R 5550 2500 50 
F5 "HV_EN" I L 4100 2300 50 
F6 "ANODE_0_3_EN" I R 5550 2650 50 
F7 "ANODE_1_4_EN" I R 5550 2750 50 
F8 "ANODE_2_5_EN" I R 5550 2850 50 
$EndSheet
$Sheet
S 2950 2150 800  450 
U 5F61E264
F0 "Power_Supply" 50
F1 "Power_Supply.sch" 50
F2 "HV_ENABLE" I R 3750 2300 50 
$EndSheet
Wire Wire Line
	5550 2300 5950 2300
Wire Wire Line
	5550 2400 5950 2400
Wire Wire Line
	5950 2500 5550 2500
$Sheet
S 5950 2150 1250 2200
U 5F873EFB
F0 "Cathode_Driver" 50
F1 "Cathode_Driver.sch" 50
F2 "K_A0" I R 7200 2300 50 
F3 "K_A1" I R 7200 2400 50 
F4 "K_A2" I R 7200 2500 50 
F5 "K_A3" I R 7200 2600 50 
F6 "K_A4" I R 7200 2700 50 
F7 "K_A5" I R 7200 2800 50 
F8 "K_A6" I R 7200 2900 50 
F9 "K_A7" I R 7200 3000 50 
F10 "K_A8" I R 7200 3100 50 
F11 "K_A9" I R 7200 3200 50 
F12 "K_B0" I R 7200 3300 50 
F13 "K_B1" I R 7200 3400 50 
F14 "K_B2" I R 7200 3500 50 
F15 "K_B3" I R 7200 3600 50 
F16 "K_B4" I R 7200 3700 50 
F17 "K_B5" I R 7200 3800 50 
F18 "K_B6" I R 7200 3900 50 
F19 "K_B7" I R 7200 4000 50 
F20 "K_B8" I R 7200 4100 50 
F21 "K_B9" I R 7200 4200 50 
F22 "DATA" I L 5950 2400 50 
F23 "LATCH" I L 5950 2500 50 
F24 "CLK" I L 5950 2300 50 
$EndSheet
Wire Wire Line
	5550 2650 5850 2650
Wire Wire Line
	5850 2650 5850 4750
Wire Wire Line
	5850 4750 5950 4750
Wire Wire Line
	5550 2750 5750 2750
Wire Wire Line
	5750 2750 5750 4850
Wire Wire Line
	5750 4850 5950 4850
Wire Wire Line
	5550 2850 5650 2850
Wire Wire Line
	5650 2850 5650 4950
Wire Wire Line
	5650 4950 5950 4950
$Sheet
S 7550 2150 500  3250
U 5FD59EA0
F0 "Nixies" 50
F1 "Nixies.sch" 50
F2 "A_0" I L 7550 4750 50 
F3 "A_1" I L 7550 4850 50 
F4 "A_2" I L 7550 4950 50 
F5 "A_3" I L 7550 5050 50 
F6 "A_4" I L 7550 5150 50 
F7 "A_5" I L 7550 5250 50 
F8 "K_B0" I L 7550 3300 50 
F9 "K_B1" I L 7550 3400 50 
F10 "K_B2" I L 7550 3500 50 
F11 "K_B3" I L 7550 3600 50 
F12 "K_B4" I L 7550 3700 50 
F13 "K_B5" I L 7550 3800 50 
F14 "K_B6" I L 7550 3900 50 
F15 "K_B7" I L 7550 4000 50 
F16 "K_B8" I L 7550 4100 50 
F17 "K_B9" I L 7550 4200 50 
F18 "K_A0" I L 7550 2300 50 
F19 "K_A1" I L 7550 2400 50 
F20 "K_A2" I L 7550 2500 50 
F21 "K_A3" I L 7550 2600 50 
F22 "K_A4" I L 7550 2700 50 
F23 "K_A5" I L 7550 2800 50 
F24 "K_A6" I L 7550 2900 50 
F25 "K_A7" I L 7550 3000 50 
F26 "K_A8" I L 7550 3100 50 
F27 "K_A9" I L 7550 3200 50 
$EndSheet
Wire Wire Line
	7200 2300 7550 2300
Wire Wire Line
	7200 2400 7550 2400
Wire Wire Line
	7550 2500 7200 2500
Wire Wire Line
	7200 2600 7550 2600
Wire Wire Line
	7550 2700 7200 2700
Wire Wire Line
	7200 2800 7550 2800
Wire Wire Line
	7550 2900 7200 2900
Wire Wire Line
	7200 3000 7550 3000
Wire Wire Line
	7550 3100 7200 3100
Wire Wire Line
	7200 3200 7550 3200
Wire Wire Line
	7550 3300 7200 3300
Wire Wire Line
	7200 3400 7550 3400
Wire Wire Line
	7550 3500 7200 3500
Wire Wire Line
	7200 3600 7550 3600
Wire Wire Line
	7550 3700 7200 3700
Wire Wire Line
	7200 3800 7550 3800
Wire Wire Line
	7550 3900 7200 3900
Wire Wire Line
	7200 4000 7550 4000
Wire Wire Line
	7200 4100 7550 4100
Wire Wire Line
	7550 4200 7200 4200
Wire Wire Line
	7200 4750 7550 4750
Wire Wire Line
	7550 4850 7200 4850
Wire Wire Line
	7200 4950 7550 4950
Wire Wire Line
	7550 5050 7200 5050
Wire Wire Line
	7200 5150 7550 5150
Wire Wire Line
	7550 5250 7200 5250
$Sheet
S 5950 4600 1250 800 
U 5FD2BE78
F0 "Anode_Driver" 50
F1 "Anode_Driver.sch" 50
F2 "A_0" I R 7200 4750 50 
F3 "A_1" I R 7200 4850 50 
F4 "A_2" I R 7200 4950 50 
F5 "A_3" I R 7200 5050 50 
F6 "A_4" I R 7200 5150 50 
F7 "A_5" I R 7200 5250 50 
F8 "0_3_EN" I L 5950 4750 50 
F9 "1_4_EN" I L 5950 4850 50 
F10 "2_5_EN" I L 5950 4950 50 
$EndSheet
Text Notes 7350 7500 0    71   ~ 0
Nixie clock - root
Text Notes 8100 7650 0    71   ~ 0
2020/07/19
Text Notes 10550 7650 0    71   ~ 0
v1
Text Notes 600  800  0    118  Italic 24
Nixie clock
$EndSCHEMATC
