--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf
-ucf pong_top.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    3.575(R)|   -0.975(R)|clk_BUFGP         |   0.000|
btn<1>      |    3.820(R)|   -0.265(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.303(R)|clk_BUFGP         |   0.000|
an<1>       |    9.106(R)|clk_BUFGP         |   0.000|
an<2>       |    9.086(R)|clk_BUFGP         |   0.000|
blue<0>     |   13.133(R)|clk_BUFGP         |   0.000|
blue<1>     |   12.966(R)|clk_BUFGP         |   0.000|
buzzer      |   13.731(R)|clk_BUFGP         |   0.000|
            |   12.455(F)|clk_BUFGP         |   0.000|
green<0>    |   12.682(R)|clk_BUFGP         |   0.000|
green<1>    |   12.921(R)|clk_BUFGP         |   0.000|
green<2>    |   12.682(R)|clk_BUFGP         |   0.000|
hsync       |    7.891(R)|clk_BUFGP         |   0.000|
red<0>      |   12.311(R)|clk_BUFGP         |   0.000|
red<1>      |   12.337(R)|clk_BUFGP         |   0.000|
red<2>      |   12.565(R)|clk_BUFGP         |   0.000|
sseg<0>     |    9.453(R)|clk_BUFGP         |   0.000|
sseg<1>     |    9.120(R)|clk_BUFGP         |   0.000|
sseg<2>     |    9.431(R)|clk_BUFGP         |   0.000|
sseg<3>     |    8.998(R)|clk_BUFGP         |   0.000|
sseg<4>     |    8.564(R)|clk_BUFGP         |   0.000|
sseg<5>     |    8.690(R)|clk_BUFGP         |   0.000|
sseg<6>     |   10.323(R)|clk_BUFGP         |   0.000|
vsync       |    7.081(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.763|         |    5.352|    5.347|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 21 16:55:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



