

================================================================
== Vitis HLS Report for 'traitCoul'
================================================================
* Date:           Fri Mar 28 16:56:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        tp3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.722 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_detectCoul_fu_81  |detectCoul  |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    338|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     197|   1466|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      98|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     295|   1804|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+----+-----+------+-----+
    |       Instance       |   Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------+------------+---------+----+-----+------+-----+
    |grp_detectCoul_fu_81  |detectCoul  |        0|   0|  197|  1466|    0|
    +----------------------+------------+---------+----+-----+------+-----+
    |Total                 |            |        0|   0|  197|  1466|    0|
    +----------------------+------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln15_1_fu_123_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_119_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln16_1_fu_144_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln16_fu_140_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln17_1_fu_165_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln17_fu_161_p2    |      icmp|   0|  0|  39|          32|          32|
    |or_ln15_fu_127_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln16_fu_148_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln17_fu_169_p2      |        or|   0|  0|   2|           1|           1|
    |resB_fu_175_p3         |    select|   0|  0|  32|           1|           1|
    |resG_fu_154_p3         |    select|   0|  0|  32|           1|           1|
    |resR_fu_133_p3         |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 338|         199|         200|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |valB_reg_221             |  32|   0|   32|          0|
    |valG_reg_212             |  32|   0|   32|          0|
    |valR_reg_203             |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     traitCoul|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     traitCoul|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     traitCoul|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     traitCoul|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     traitCoul|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     traitCoul|  return value|
|pixIn             |   in|   96|     ap_none|         pixIn|       pointer|
|pixOut            |  out|   96|      ap_vld|        pixOut|       pointer|
|pixOut_ap_vld     |  out|    1|      ap_vld|        pixOut|       pointer|
|resultats         |  out|    8|      ap_vld|     resultats|       pointer|
|resultats_ap_vld  |  out|    1|      ap_vld|     resultats|       pointer|
|valid             |  out|    8|      ap_vld|         valid|       pointer|
|valid_ap_vld      |  out|    1|      ap_vld|         valid|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

