// Seed: 4220858425
module module_0 ();
  tri0 id_1;
  assign id_1 = 1'b0;
  module_2();
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0();
  wire id_3;
endmodule
module module_2;
  tri1 id_1;
  wire id_3;
  assign id_1 = 1;
  assign id_2 = id_3;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  module_2();
endmodule
module module_4;
  assign id_1 = 1;
  module_2();
endmodule
