/*=============================================================
 * Copyright C        Realtek Semiconductor Corporation, 2004 *
 * All rights reserved.                                       *
 *============================================================*/

/*======================= Description ========================*/
/**
 * @file
 * @Author danwu
 * @date 2003/05/07
 * @version { 1.0 }
 *
 */

/*======================= CVS Headers =========================
  $Header$

  $Log$

 *=============================================================*/

#ifndef _REG_DEF_H
#define _REG_DEF_H

#define Page_Select_0x009f 0x009f

//--------------------------------------------------
// Embedded Timing Controller(Port)
//--------------------------------------------------
#define _P0_TCON_ADDR_PORT_8B                  0x8B        // TCON Address Port for Embedded TCON Access
#define _P0_TCON_DATA_PORT_8C                  0x8C        // TCON Data Port for Embedded TCON Access
//--------------------------------------------------
// Timing Controller Port
//--------------------------------------------------
#define _TCON_CTRL0_00                      0x00        // Timing Controller Control Register0
#define _TCON_CTRL1_01                      0x01        // Timing Controller Control Register1
#define _TCON_PIXEL_THRESHOLD_MSB_02        0x02        // Pixel Threshold High Value for Smart Polarity
#define _TCON_PIXEL_THRESHOLD1_LSB_03       0x03        // 2 Line Sum of Difference Threshold 1 Value: bit [7:0], ie:TH1 (Also refer to CR8C-02[7])
#define _TCON_PIXEL_THRESHOLD2_LSB_04       0x04        // 2 Line Sum of Difference Threshold 2 Value: bit [7:0], ie:TH2 (Also refer to CR8C-02[6])
#define _TCON_LINE_THRESHOLD_05             0x05        // Line Threshold Value for Smart Polarity
//Address: 8C-06~8C-07 Reserved to 0
#define _TCON_TCON0_V_STA_LSB_08            0x08        // TCON[0] Vertical Start LSB Register
//#define _TCON_TCON0_V_SE_MSB_09             0x09        // TCON[0] Vertical Start/End MSB Register
//#define _TCON_TCON0_V_END_LSB_0A            0x0A        // TCON[0] Vertical End LSB Register
//#define _TCON_TCON0_H_STA_LSB_0B            0x0B        // TCON[0] Horizontal Start LSB Register
//#define _TCON_TCON0_H_SE_MSB_0C             0x0C        // TCON[0] Horizontal Start/End MSB Register
//#define _TCON_TCON0_H_END_LSB_0D            0x0D        // TCON[0] Horizontal End LSB Register
//#define _TCON_TCON0_CTRL_0E                 0x0E        // TCON[0] Control Register
//#define _TCON_TCON0_RESERVED_0F             0x0F        // TCON[0] Reserved Register(TCON[0]~TCON[9] Have This Register)
#define _TCON_TCON1_V_STA_LSB_10            0x10        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON2_V_STA_LSB_18            0x18        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON3_V_STA_LSB_20            0x20        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON4_V_STA_LSB_28            0x28        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON5_V_STA_LSB_30            0x30        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON6_V_STA_LSB_38            0x38        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON7_V_STA_LSB_40            0x40        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON8_V_STA_LSB_48            0x48        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON9_V_STA_LSB_50            0x50        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON10_V_STA_LSB_58           0x58        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON11_V_STA_LSB_60           0x60        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON12_V_STA_LSB_68           0x68        // TCON[13] Vertical Start LSB Register
#define _TCON_TCON13_V_STA_LSB_70           0x70        // TCON[13] Vertical Start LSB Register

//##################################################
// Control For LVDS
//##################################################
#define _TCON_LVDS_CTRL0_A0                 0xA0        // LVDS Control Register0
#define _TCON_LVDS_CTRL1_A1                 0xA1        // LVDS Control Register1
#define _TCON_LVDS_CTRL2_A2                 0xA2        // LVDS Control Register2
#define _TCON_LVDS_CTRL3_A3                 0xA3        // LVDS Control Register3
#define _TCON_LVDS_CTRL4_A4                 0xA4        // LVDS Control Register4
#define _TCON_LVDS_CTRL5_A5                 0xA5        // LVDS Control Register5
//Address: 8C-A6~8C-BF Reserved

//##################################################
// Control For RSDS
//##################################################
#define _TCON_RSDS_OUTPUT_CTRL0_C0          0xC0        // RSDS Output Control Register
#define _TCON_RSDS_INTERLEAVING_H_C1        0xC1        // RSDS Display Data Bus Interleaving Line Buffer Length High Byte
#define _TCON_RSDS_INTERLEAVING_L_C2        0xC2        // RSDS Display Data Bus Interleaving Line Buffer Length Low Byte
#define _TCON_RSDS_PWR_CTL_C3               0xC3        // RSDS Even /Odd Port Power Control


#define _P0_COLOR_CTRL_62				0x62

//--------------------------------------------------
// sRGB (Page0)
//--------------------------------------------------
#define _P0_SRGB_ACCESS_PORT_63		0x63

//--------------------------------------------------
// Contrast/Brightness (Page0)
//--------------------------------------------------
#define _P0_Cts_Bri_Access_Port_Control  0x64
#define _P0_Cts_Bri_Data_Port 0x65

//--------------------------------------------------
// Gamma (Page0)
//--------------------------------------------------
#define _P0_GAMMA_PORT 0x66
#define _P0_GAMMA_CRTL 0x67

//--------------------------------------------------
// Input Gamma (Page9)
//--------------------------------------------------
#define _P9_INPUT_GAMMA_PORT 0xA0
#define _P9_INPUT_GAMMA_CTRL 0xA1


//--------------------------------------------------
// Dither (Page0)
//--------------------------------------------------
#define _P0_DITHER_PORT 0x69
#define _P0_DITHERING_CTRL1 0x6A


//--------------------------------------------------
// Vivid Color - DCC (Page7)
//--------------------------------------------------
#define _DCC_P0_NOR_FACTOR_H_00             0x00        // DCC Normalized Factor HByte

#define _P7_DCC_CTRL0_C7                    0xC7        // DCC Control Register 0
#define _P7_DCC_CTRL1_C8                    0xC8        // DCC Control Register 1
#define _P7_DCC_ACCESS_PORT_C9              0xC9        // DCC Access Port
#define _P7_DCC_DATA_PORT_CA                0xCA        // DCC Data Port

//--------------------------------------------------
// Vivid Color - ICM (Page7)
//--------------------------------------------------
#define _P7_ICM_CTRL_D0                     0xD0        // ICM Control Register
#define _P7_ICM_SEL_D1                      0xD1        // ICM Accessing Through Data Port Select
#define _P7_ICM_ACCESS_PORT_D2              0xD2        // ICM Access Port
#define _P7_ICM_DATA_PORT_D3                0xD3        // ICM Data Port
//Address: P7-D4 ~ P7-D5 Reserved
#define _P7_PKING_ACCESS_PORT_D6            0xD6        // Y Peaking Coring Access Port
#define _P7_PKING_DATA_PORT_D7              0xD7        // Y Peaking Coring Data Port
#define _P7_DCR_ACCESS_PORT_D8              0xD8        // DCR Access Port
#define _P7_DCR_DATA_PORT_D9                0xD9        // DCR Data Port


// For CPU
#define MCU_CONTROL_0xFFED                   		0xffed
#define MCU_CLOCK_CONTROL_0xFFEE				0xffee
#define MCU_XDATA_SWITCH_CONTROL_0xFFFC	0xfffc
#define MCU_PBANK_SWITCH_0xFFFF				0xffffUL
#define MCU_SPI_FLASH_COMMON_INST_EN_0xff60			(0xff60)
#define MCU_SPI_FLASH_COMMON_OP_CODE_0xff61		(0xff61)
#define MCU_SPI_FLASH_WREN_OP_CODE_0xff62			(0xff62)
#define MCU_SPI_FLASH_EWSR_OP_CODE_0xff63			(0xff63)
#define MCU_SPI_FLASH_FLASH_PROG_ISP0_0xff64			(0xff64)
#define MCU_SPI_FLASH_FLASH_PROG_ISP1_0xff65			(0xff65)
#define MCU_SPI_FLASH_FLASH_PROG_ISP2_0xff66			(0xff66)
#define MCU_SPI_FLASH_COMMON_INST_PORT0_0xff67		(0xff67)
#define MCU_SPI_FLASH_COMMON_INST_PORT1_0xff68		(0xff68)
#define MCU_SPI_FLASH_COMMON_INST_PORT2_0xff69		(0xff69)
#define MCU_SPI_FLASH_READ_OP_CODE_0xff6a			(0xff6A)
#define MCU_SPI_FLASH_FAST_READ_OP_CODE_0xff6b 		(0xff6B)
#define MCU_SPI_FLASH_READ_INSTRUCTION_0xff6c  		(0xff6C)
#define MCU_SPI_PROGRAM_OP_CODE_0xff6d				(0xff6D)
#define MCU_SPI_READ_STATUS_REGISTER_OP_CODE_0xff6e	(0xff6E)
#define MCU_SPI_PROGRAM_INSTRUCTION_0xff6f			(0xff6F)
#define MCU_SPI_PROGRAM_DATA_PORT_0xff70       		(0xff70)
#define MCU_SPI_PROGRAM_LENGTH_0xff71     				(0xff71)
#define MCU_SPI_CRC_END_ADDR0_0xff72        				(0xff72)
#define MCU_SPI_CRC_END_ADDR1_0xff73   		        	(0xff73)
#define MCU_SPI_CRC_END_ADDR2_0xff74 			        	(0xff74)
#define MCU_SPI_CRC_RESULT_0xff75			            		(0xff75)
#define MCU_SPI_CEN_CTRL_0xff76		                		(0xff76)
#define MCU_SCA_INF_CONTROL_0xfff3					(0xFFF3)
#define MCU_SCA_INF_ADDR_0xfff4						(0xFFF4)
#define MCU_SCA_INF_DATA_0xfff5						(0xFFF5)
#define MCU_SCA_INF_BWR_ADRH_0xfff6					(0xFFF6)
#define MCU_SCA_INF_BWR_ADRM_0xfff7					(0xFFF7)
#define MCU_SCA_INF_BWR_ADRL_0xfff8					(0xFFF8)
#define MCU_SCA_INF_BWR_COUNT_H_0xfff9				(0xFFF9)
#define MCU_SCA_INF_BWR_COUNT_L_0xfffa				(0xFFFa)
#define MCU_SCA_INF_PERIOD_0xfffb						(0xFFFb)


//   RTD2668-DesignSpec-audio
#define PROJ_VERSION_0x3000                             (0x3000)
#define GLOBAL_CTRL_0x3004                              (0x3004)
#define PLLCG_SPDIF_GAIN_CR0_0x3008                     (0x3008)
#define PLLCG_SPDIF_GAIN_CR1_0x300c                     (0x300c)
#define PLLCG_SPDIF_GAIN_CR2_0x3010                     (0x3010)
#define PLLCG_SPDIF_NUMBER_0x3014                       (0x3014)
#define PLLCG_SPDIF_BOUND_0x3018                        (0x3018)
#define GLOBAL_DUMMY_0x301c                             (0x301c)
#define INTERRUPT_EN_0x3050                             (0x3050)
#define INTERRUPT_STATUS_0x3054                         (0x3054)
#define AIO_TIMER_EN_0x3058                             (0x3058)
#define AIN_COUNTER_0x305c                              (0x305c)
#define AIN_COMPARE_0x3060                              (0x3060)
#define AOUT_COUNTER_0x3064                             (0x3064)
#define AOUT_COMPARE_0x3068                             (0x3068)
#define I2S_IN_PRIMARY_0x3100                           (0x3100)
#define I2S_IN_SECONDARY_0x3104                         (0x3104)
#define SPDIF_IN_0x3130                                 (0x3130)
#define SPDIF_IN_CS_0x3134                              (0x3134)
#define I2S_OUT_0x3150                                  (0x3150)
#define SPDIF_OUT_0x3170                                (0x3170)
#define SPDIF_OUT_CS_0x3174                             (0x3174)
#define SIF_AGC_EVAL_CNT_0x3190                         (0x3190)
#define SIF_AGC_OPTIMAL_0x3194                          (0x3194)
#define SIF_AGC_THRESHOLD_0x3198                        (0x3198)
#define SIF_AGC_STATUS_0x319c                           (0x319c)
#define PEAK_CONTORL_0x31a0                             (0x31a0)
#define PEAK_CONTORL_L_0_0x31a8                         (0x31a8)
#define PEAK_CONTROL_L_1_0x31ac                         (0x31ac)
#define PEAK_STATUS_L_0x31b0                            (0x31b0)
#define PEAK_CONTORL_R_0_0x31b4                         (0x31b4)
#define PEAK_CONTORL_R_1_0x31b8                         (0x31b8)
#define PEAK_STATUS_R_0x31bc                            (0x31bc)
#define MSD_CTRL_WORD_0x3200                            (0x3200)
#define MSD_RESULT_0x3204                               (0x3204)
#define MSD_THRESH_4_5_0x3208                           (0x3208)
#define MSD_MAG_4_5_0x320c                              (0x320c)
#define MSD_CARRIER_4_72_0x3210                         (0x3210)
#define MSD_THRESH_5_5_0x3214                           (0x3214)
#define MSD_MAG_5_5_0x3218                              (0x3218)
#define MSD_CARRIER_5_74_0x321c                         (0x321c)
#define MSD_CARRIER_5_85_0x3220                         (0x3220)
#define MSD_THRESH_6_0_0x3224                           (0x3224)
#define MSD_MAG_6_0_0x3228                              (0x3228)
#define MSD_CARRIER_6_25_0x322c                         (0x322c)
#define MSD_CARRIER_6_35_0x3230                         (0x3230)
#define MSD_CARRIER_6_45_0x3234                         (0x3234)
#define MSD_THRESH_6_5_0x3238                           (0x3238)
#define MSD_MAG_6_5_0x323c                              (0x323c)
#define MSD_CARRIER_6_55_0x3240                         (0x3240)
#define MSD_CARRIER_6_62_0x3244                         (0x3244)
#define MSD_CARRIER_6_74_0x3248                         (0x3248)
#define MSD_CARRIER_6_80_0x324c                         (0x324c)
#define MSD_PROGRAMMABLE_FREQ_0x3250                    (0x3250)
#define MSD_PROGRAMMABLE_FREQ_THRESHOLD_0x3254          (0x3254)
#define MSD_574_585_0x3258                              (0x3258)
#define MSD_585_550_0x325c                              (0x325c)
#define MSD_585_635_0x3260                              (0x3260)
#define MSD_625_550_0x3264                              (0x3264)
#define MSD_655_680_0x3268                              (0x3268)
#define MSD_FLAG_0x326c                                 (0x326c)
#define MSD_LARGE_STATUS_0x3270                         (0x3270)
#define MSD_STD_LIST_0x3274                             (0x3274)
#define MSD_PHASE2_4_5_0x3278                           (0x3278)
#define MSD_PHASE2_5_5_0x327c                           (0x327c)
#define MSD_SECOND_REG_STD_0x3280                       (0x3280)
#define MSD_BIST_0x3284                                 (0x3284)
#define MSD_FW_FREQ_0_0x3288                            (0x3288)
#define MSD_FW_REQ_0_THRE_0x328c                        (0x328c)
#define MSD_FW_FREQ_1_0x3290                            (0x3290)
#define MSD_FW_REQ_1_THRE_0x3294                        (0x3294)
#define MSD_FW_FREQ_2_0x3298                            (0x3298)
#define MSD_FW_REQ_2_THRE_0x329c                        (0x329c)
#define MSD_FW_FREQ_3_0x32a0                            (0x32a0)
#define MSD_FW_REQ_3_THRE_0x32a4                        (0x32a4)
#define MODE_DETECT_0x3300                              (0x3300)
#define MD_CTRL_0x3304                                  (0x3304)
#define MD_STATUS_1_0x3308                              (0x3308)
#define MD_STATUS_2_0x330c                              (0x330c)
#define MBIST_MD_0x3310                                 (0x3310)
#define CARRIER_FREQ_DEVIATIO_0x3350                    (0x3350)
#define CARRIER_PHASE_DELTA_0x3354                      (0x3354)
#define AM_0x3360                                       (0x3360)
#define BTSC_PILOT_THRES_0x3400                         (0x3400)
#define BTSC_PILOT_STATUS_0x3404                        (0x3404)
#define BTSC_SAP_THRES_0x3408                           (0x3408)
#define BTSC_SAP_NOISE_0x340c                           (0x340c)
#define BTSC_SAP_NOISE_TH_0x3410                        (0x3410)
#define BTSC_SAP_DEBOUNCE_0x3414                        (0x3414)
#define BTSC_SAP_STATUS_0x3418                          (0x3418)
#define BTSC_SIF_FM_MAGNITUDE_0x341c                    (0x341c)
#define BTSC_TEST_MUX_SEL_0x3420                        (0x3420)
#define BTSC_DUMMY_0x3424                               (0x3424)
#define A2_EIAJ_DEMOD_0x3450                            (0x3450)
#define MBIST_A2_EIAJ_DEMOD_0x3454                      (0x3454)
#define A2_EIAJ_DC_FILTER_0x3458                        (0x3458)
#define NICAM_DEMOD_0x3500                              (0x3500)
#define NICAM_DAGC_CTRL_0x3504                          (0x3504)
#define NICAM_DAGC_THRESHOLD_0x3508                     (0x3508)
#define NICAM_DAGC_MAG_0x350c                           (0x350c)
#define NICAM_DECODE_CTRL_0x3510                        (0x3510)
#define NICAM_DECODE_STATUS_0x3514                      (0x3514)
#define NICAM_AUTO_SWITCH_0x3518                        (0x3518)
#define DOWN_SAMPLE_CONTROL_FOR_PLAYBACK_0x3550         (0x3550)
#define DOWN_SAMPLE_FIFO_SOURCE_SEL_0x3554              (0x3554)
#define DOWN_SAMPLE_MBIST_RECODING_0x3558               (0x3558)
#define HW_PROCESS_CONTROL_0x3700                       (0x3700)
#define DIGITAL_VOLUME_CONTROL_0_0x3704                 (0x3704)
#define LR_DIGITAL_VOLUME_CONTROL_0x3708                (0x3708)
#define LS_DIGITAL_VOLUME_CONTROL_0x370c                (0x370c)
#define C_SW_DIGITAL_VOLUME_CONTROL_0x3710              (0x3710)
#define DOUBLE_BUFFER_ACK_0x3714                        (0x3714)
#define DUMMY_6718_0x3718                               (0x3718)
#define DUMMY_671C_0x371c                               (0x371c)
#define DUMMY_6720_0x3720                               (0x3720)
#define DUMMY_6724_0x3724                               (0x3724)
#define DUMMY_6728_0x3728                               (0x3728)
#define PROGRAMMABLE_BEEPER_CONTROL_0x372c              (0x372c)
#define SPATIAL_EFFECT_CONTROL_0_0x3730                 (0x3730)
#define SPATIAL_EFFECT_CONTROL_1_0x3734                 (0x3734)
#define AUTO_VOLUME_CONTROL_0_0x3738                    (0x3738)
#define AVC_VOLUME_CONTROL_1_0x373c                     (0x373c)
#define EQ_A1_0_0x3740                                  (0x3740)
#define EQ_A1_1_0x3744                                  (0x3744)
#define EQ_A1_2_0x3748                                  (0x3748)
#define EQ_A1_3_0x374c                                  (0x374c)
#define EQ_A2_1_0x3750                                  (0x3750)
#define EQ_A2_2_0x3754                                  (0x3754)
#define EQ_A2_3_0x3758                                  (0x3758)
#define EQ_H0_0_0x375c                                  (0x375c)
#define EQ_H0_1_0x3760                                  (0x3760)
#define EQ_H0_2_0x3764                                  (0x3764)
#define EQ_H0_3_0x3768                                  (0x3768)
#define EQ_CONTROL_STATUS_REGISTER_0x376c               (0x376c)
#define LR_LOUD_A1_0_0x3770                             (0x3770)
#define LR_LOUD_A1_1_0x3774                             (0x3774)
#define LR_LOUD_A2_0x3778                               (0x3778)
#define LR_LOUD_H0_0_0x377c                             (0x377c)
#define LR_LOUD_H0_1_0x3780                             (0x3780)
#define LSRS_LOUD_A1_0_0x3784                           (0x3784)
#define LSRS_LOUD_A1_1_0x3788                           (0x3788)
#define LSRS_LOUD_A2_0x378c                             (0x378c)
#define LSRS_LOUD_H0_0_0x3790                           (0x3790)
#define LSRS_LOUD_H0_1_0x3794                           (0x3794)
#define CSW_LOUD_A1_0_0x3798                            (0x3798)
#define CSW_LOUD_A1_1_0x379c                            (0x379c)
#define CSW_LOUD_A2_0x37a0                              (0x37a0)
#define CSW_LOUD_H0_0_0x37a4                            (0x37a4)
#define CSW_LOUD_H0_1_0x37a8                            (0x37a8)
#define LOUDNESS_CONTROL_REGISTER_0x37ac                (0x37ac)
#define LOUDNESS_STATUS_REGISTER_0x37b0                 (0x37b0)
#define SYSTEM_INT_EN_0x37b4                            (0x37b4)
#define TEST_DATA_SOURCE_0x37b8                         (0x37b8)
#define HW_BACKPLAY_TRANSFER_0x37bc                     (0x37bc)
#define LRRR_DIGITAL_VOLUME_CONTROL_0_0x3800            (0x3800)
#define LRRR_DIGITAL_VOLUME_CONTROL_1_0x3804            (0x3804)
#define LRRR_DIGITAL_VOLUME_CONTROL_2_0x3808            (0x3808)
#define DUMMY_6810_0x3810                               (0x3810)
#define DVOL_CONTROL_0x3814                             (0x3814)
#define TEST_PATTERN_GEN_0x3850                         (0x3850)
#define CRC_HEADER_0x3854                               (0x3854)
#define CRC_CONTORL_0x3858                              (0x3858)
#define CRC_STATUS_0x385c                               (0x385c)
#define TEST_DEBUG_MODE_0x3860                          (0x3860)
#define PATTERN_GEN_DUMMY_0x3864                        (0x3864)
#define RBUS_ACK_CTRL_0x3890                            (0x3890)
#define ACK_FAIL_INFO_0x3894                            (0x3894)
#define ADDA_LOOPBACK_0x3900                            (0x3900)
#define ANALOG_IN_OUT_SEL_0x3904                        (0x3904)
#define ANALOG_FRONTEND_MUTE_0x3908                     (0x3908)
#define ANALOG_MIXER_MUTE_0x390c                        (0x390c)
#define ANALOG_AIO_MASTER_HPOUT_LINEOUT_0x3910          (0x3910)
#define ADC_VOLUME_GAIN_CONTROL_0x3914                  (0x3914)
#define ANALOG_POWER_0x3918                             (0x3918)
#define ANALOG_PGA_0x391c                               (0x391c)
#define ANALOG_CI01_0x3920                              (0x3920)
#define ANALOG_CI02_0x3924                              (0x3924)
#define ANALOG_CI03_0x3928                              (0x3928)
#define ANALOG_HARD_MUTE_0x392c                         (0x392c)
#define ANALOG_DUMMY_0x3930                             (0x3930)
#define ANALOG_DEPOP1_0x3934                            (0x3934)
#define ANALOG_DEPOP2_0x3938                            (0x3938)
#define ANALOG_DEPOP_DUMMY_0x393c                       (0x393c)


//   RTD2668-DesignSpec-D-domain_DCC
#define DCC_CTRL_0_0x00c7                               (0x00c7)
#define DCC_CTRL_1_0x00c8                               (0x00c8)

//   RTD2668-DesignSpec-D-domain_YPeaking
#define peaking_coring_access_port_control_PAGE7_0x00d6                             (0x00d6)
#define peaking_coring_data_port_PAGE7_0x00d7                             (0x00d7)


//   RTD2668-DesignSpec-D-domain_DLCTI_YUV2RGB
#define D_VC_GLOBAL_CTRL_0x1800                         (0x1800)
#define V_CRC_CTRL_0x1804                               (0x1804)
#define V_CRC_RESULT_0x1808                             (0x1808)
#define DM_DLTI_OPTIONS_0x1814                          (0x1814)
#define DM_DLTI_VALUE_0x1818                            (0x1818)
#define DM_DCTI_OPTIONS_0x1824                          (0x1824)
#define DM_DCTI_1ST_VALUE_0x1828                        (0x1828)
#define DM_DCTI_2ND_VALUE_0x182c                        (0x182c)
#define DM_YUV2RGB_CONTROL_0x1f00                       (0x1f00)
#define D_YUV2RGB_TAB1_DATA_CLAMP_0x1f14                (0x1f14)
#define D_YUV2RGB_TAB1_DATA_0_0x1f18                    (0x1f18)
#define D_YUV2RGB_TAB1_DATA_1_0x1f1c                    (0x1f1c)
#define D_YUV2RGB_TAB1_DATA_2_0x1f20                    (0x1f20)
#define D_YUV2RGB_TAB1_DATA_3_0x1f24                    (0x1f24)

//   RTD2668-DesignSpec-D-domain_SD
#define SCALE_DOWN_CTRL_PAGE0_0x0023                    (0x0023)
#define Scale_Down_Access_Port_Ctrl_PAGE0_0x0024                    (0x0024)
#define Scale_Down_Data_Port_PAGE0_0x0025                    (0x0025)

//   RTD2668-DesignSpec-D-domain_UZU
#define D_UZU_GLOBLE_CTRL_0x1600                        (0x1600)
#define DM_UZU_CTRL_0x1604                              (0x1604)
#define DM_UZU_SCALE_HOR_FACTOR_0x1608                  (0x1608)
#define DM_UZU_SCALE_VER_FACTOR_0x160c                  (0x160c)
#define DM_UZU_HOR_DELTA1_0x1610                        (0x1610)
#define DM_UZU_HOR_DELTA2_0x1614                        (0x1614)
#define DM_UZU_HOR_SEGMENT1_0x1618                      (0x1618)
#define DM_UZU_HOR_SEGMENT2_0x161c                      (0x161c)
#define DM_UZU_HOR_SEGMENT3_0x1620                      (0x1620)
#define DM_UZU_INITIAL_VALUE_0x1624                     (0x1624)
#define DM_UZU_INPUT_SIZE_0x1628                        (0x1628)
#define DM_UZU_PEAKING_CORING_0x162c                    (0x162c)
#define DM_UZU_PEAKING_GAIN_0x1630                      (0x1630)
#define DM_MEM_CRC_CTRL_0x1634                          (0x1634)
#define DM_MEM_CRC_RESULT_0x1638                        (0x1638)
#define D_UZU_CRC_CTRL_0x163c                           (0x163c)
#define D_UZU_CRC_RESULT_0x1640                         (0x1640)
#define D_UZU_PATGEN_COLOR0_0x1644                      (0x1644)
#define D_UZU_PATGEN_COLOR1_0x1648                      (0x1648)
#define DM_UZU_CP_CTRL_0x1650                           (0x1650)
#define DM_UZU_CP_THL_Y_0x1654                          (0x1654)
#define DM_UZU_CP_THL_C_0x1658                          (0x1658)
#define DM_UZU_BIST_MODE_0x165c                         (0x165c)
#define DM_UZU_BIST_RSTN_0x1660                         (0x1660)
#define DM_UZU_SUBIST1_ST_0x1664                        (0x1664)
#define DM_UZU_SUBIST2_ST_0x1668                        (0x1668)
#define DM_UZU_SDBIST_ST_0x166c                         (0x166c)
#define DM_UZU_FIR_COEF_TAB1_C0_0x1700                  (0x1700)
#define DM_UZU_FIR_COEF_TAB1_C2_0x1704                  (0x1704)
#define DM_UZU_FIR_COEF_TAB1_C4_0x1708                  (0x1708)
#define DM_UZU_FIR_COEF_TAB1_C6_0x170c                  (0x170c)
#define DM_UZU_FIR_COEF_TAB1_C8_0x1710                  (0x1710)
#define DM_UZU_FIR_COEF_TAB1_C10_0x1714                 (0x1714)
#define DM_UZU_FIR_COEF_TAB1_C12_0x1718                 (0x1718)
#define DM_UZU_FIR_COEF_TAB1_C14_0x171c                 (0x171c)
#define DM_UZU_FIR_COEF_TAB1_C16_0x1720                 (0x1720)
#define DM_UZU_FIR_COEF_TAB1_C18_0x1724                 (0x1724)
#define DM_UZU_FIR_COEF_TAB1_C20_0x1728                 (0x1728)
#define DM_UZU_FIR_COEF_TAB1_C22_0x172c                 (0x172c)
#define DM_UZU_FIR_COEF_TAB1_C24_0x1730                 (0x1730)
#define DM_UZU_FIR_COEF_TAB1_C26_0x1734                 (0x1734)
#define DM_UZU_FIR_COEF_TAB1_C28_0x1738                 (0x1738)
#define DM_UZU_FIR_COEF_TAB1_C30_0x173c                 (0x173c)
#define DM_UZU_FIR_COEF_TAB1_C32_0x1740                 (0x1740)
#define DM_UZU_FIR_COEF_TAB1_C34_0x1744                 (0x1744)
#define DM_UZU_FIR_COEF_TAB1_C36_0x1748                 (0x1748)
#define DM_UZU_FIR_COEF_TAB1_C38_0x174c                 (0x174c)
#define DM_UZU_FIR_COEF_TAB1_C40_0x1750                 (0x1750)
#define DM_UZU_FIR_COEF_TAB1_C42_0x1754                 (0x1754)
#define DM_UZU_FIR_COEF_TAB1_C44_0x1758                 (0x1758)
#define DM_UZU_FIR_COEF_TAB1_C46_0x175c                 (0x175c)
#define DM_UZU_FIR_COEF_TAB1_C48_0x1760                 (0x1760)
#define DM_UZU_FIR_COEF_TAB1_C50_0x1764                 (0x1764)
#define DM_UZU_FIR_COEF_TAB1_C52_0x1768                 (0x1768)
#define DM_UZU_FIR_COEF_TAB1_C54_0x176c                 (0x176c)
#define DM_UZU_FIR_COEF_TAB1_C56_0x1770                 (0x1770)
#define DM_UZU_FIR_COEF_TAB1_C58_0x1774                 (0x1774)
#define DM_UZU_FIR_COEF_TAB1_C60_0x1778                 (0x1778)
#define DM_UZU_FIR_COEF_TAB1_C62_0x177c                 (0x177c)
#define DM_UZU_FIR_COEF_TAB2_C0_0x1780                  (0x1780)
#define DM_UZU_FIR_COEF_TAB2_C2_0x1784                  (0x1784)
#define DM_UZU_FIR_COEF_TAB2_C4_0x1788                  (0x1788)
#define DM_UZU_FIR_COEF_TAB2_C6_0x178c                  (0x178c)
#define DM_UZU_FIR_COEF_TAB2_C8_0x1790                  (0x1790)
#define DM_UZU_FIR_COEF_TAB2_C10_0x1794                 (0x1794)
#define DM_UZU_FIR_COEF_TAB2_C12_0x1798                 (0x1798)
#define DM_UZU_FIR_COEF_TAB2_C14_0x179c                 (0x179c)
#define DM_UZU_FIR_COEF_TAB2_C16_0x17a0                 (0x17a0)
#define DM_UZU_FIR_COEF_TAB2_C18_0x17a4                 (0x17a4)
#define DM_UZU_FIR_COEF_TAB2_C20_0x17a8                 (0x17a8)
#define DM_UZU_FIR_COEF_TAB2_C22_0x17ac                 (0x17ac)
#define DM_UZU_FIR_COEF_TAB2_C24_0x17b0                 (0x17b0)
#define DM_UZU_FIR_COEF_TAB2_C26_0x17b4                 (0x17b4)
#define DM_UZU_FIR_COEF_TAB2_C28_0x17b8                 (0x17b8)
#define DM_UZU_FIR_COEF_TAB2_C30_0x17bc                 (0x17bc)
#define DM_UZU_FIR_COEF_TAB2_C32_0x17c0                 (0x17c0)
#define DM_UZU_FIR_COEF_TAB2_C34_0x17c4                 (0x17c4)
#define DM_UZU_FIR_COEF_TAB2_C36_0x17c8                 (0x17c8)
#define DM_UZU_FIR_COEF_TAB2_C38_0x17cc                 (0x17cc)
#define DM_UZU_FIR_COEF_TAB2_C40_0x17d0                 (0x17d0)
#define DM_UZU_FIR_COEF_TAB2_C42_0x17d4                 (0x17d4)
#define DM_UZU_FIR_COEF_TAB2_C44_0x17d8                 (0x17d8)
#define DM_UZU_FIR_COEF_TAB2_C46_0x17dc                 (0x17dc)
#define DM_UZU_FIR_COEF_TAB2_C48_0x17e0                 (0x17e0)
#define DM_UZU_FIR_COEF_TAB2_C50_0x17e4                 (0x17e4)
#define DM_UZU_FIR_COEF_TAB2_C52_0x17e8                 (0x17e8)
#define DM_UZU_FIR_COEF_TAB2_C54_0x17ec                 (0x17ec)
#define DM_UZU_FIR_COEF_TAB2_C56_0x17f0                 (0x17f0)
#define DM_UZU_FIR_COEF_TAB2_C58_0x17f4                 (0x17f4)
#define DM_UZU_FIR_COEF_TAB2_C60_0x17f8                 (0x17f8)
#define DM_UZU_FIR_COEF_TAB2_C62_0x17fc                 (0x17fc)


//   RTD2668-DesignSpec-DDC
#define I2C_CR_0x2700                                   (0x2700)
#define I2C_SR_0x2704                                   (0x2704)
#define I2C_TR_0x2708                                   (0x2708)
#define EDID_CR_0x270c                                  (0x270c)
#define DDC_VCR_0x2710                                  (0x2710)
#define EDID_IMSWSAR_0x2714                             (0x2714)
#define EDID_IMSWEAR_0x2718                             (0x2718)
#define EDID_IR_0x271c                                  (0x271c)
#define DDC_SIR_0x2720                                  (0x2720)
#define DDC_SAP_0x2724                                  (0x2724)
#define DDC_BISTCR_0x2728                               (0x2728)
#define DDC_SCR_0x272c                                  (0x272c)
#define DDC_SSAR_0x2730                                 (0x2730)
#define DDC_SPR_0x2734                                  (0x2734)
#define DDC_SFCR_0x2738                                 (0x2738)
#define DDC_SFSAR_0x273c                                (0x273c)
#define DDC_SFDR_0x2740                                 (0x2740)
#define DDC_SFBSR_0x2744                                (0x2744)
#define DDC_SFIBLR_0x2748                               (0x2748)
#define DDC_SFIBRWPR_0x274c                             (0x274c)
#define DDC_SFIBSWPR_0x2750                             (0x2750)
#define DDC_SFOBSR_0x2754                               (0x2754)
#define DDC_SFOBRWPR_0x2758                             (0x2758)
#define DDC_SFSR_0x275c                                 (0x275c)
#define DDC_SFIR_0x2760                                 (0x2760)
#define DDC_FSMS_0x2764                                 (0x2764)
#define I2C_CR_2_0x2780                                 (0x2780)
#define I2C_SR_2_0x2784                                 (0x2784)
#define I2C_TR_2_0x2788                                 (0x2788)
#define EDID_CR_2_0x278c                                (0x278c)
#define DDC_VCR_2_0x2790                                (0x2790)
#define EDID_IMSWSAR_2_0x2794                           (0x2794)
#define EDID_IMSWEAR_2_0x2798                           (0x2798)
#define EDID_IR_2_0x279c                                (0x279c)
#define DDC_SIR_2_0x27a0                                (0x27a0)
#define DDC_SAP_2_0x27a4                                (0x27a4)
#define DDC_BISTCR_2_0x27a8                             (0x27a8)
#define DDC_SCR_2_0x27ac                                (0x27ac)
#define DDC_SSAR_2_0x27b0                               (0x27b0)
#define DDC_SPR_2_0x27b4                                (0x27b4)
#define DDC_SFCR_2_0x27b8                               (0x27b8)
#define DDC_SFSAR_2_0x27bc                              (0x27bc)
#define DDC_SFDR_2_0x27c0                               (0x27c0)
#define DDC_SFBSR_2_0x27c4                              (0x27c4)
#define DDC_SFIBLR_2_0x27c8                             (0x27c8)
#define DDC_SFIBRWPR_2_0x27cc                           (0x27cc)
#define DDC_SFIBSWPR_2_0x27d0                           (0x27d0)
#define DDC_SFOBSR_2_0x27d4                             (0x27d4)
#define DDC_SFOBRWPR_2_0x27d8                           (0x27d8)
#define DDC_SFSR_2_0x27dc                               (0x27dc)
#define DDC_SFIR_2_0x27e0                               (0x27e0)
#define DDC_FSMS_2_0x27e4                               (0x27e4)


//   RTD2668-DesignSpec-D_Domain_Display_Timing_Generator
#define DISPLAY_TIMING_CTRL1_0x2000                     (0x2000)
#define DHS_FINE_TUNIG_REGISTER_0x2004                  (0x2004)
#define DH_WIDTH_0x2008                                 (0x2008)
#define DH_TOTAL_LAST_LINE_LENGTH_0x200c                (0x200c)
#define DV_LENGTH_0x2010                                (0x2010)
#define DV_TOTAL_0x2014                                 (0x2014)
#define DH_DEN_START_END_0x2018                         (0x2018)
#define DV_DEN_START_END_0x201c                         (0x201c)
#define FS_IV_DV_FINE_TUNING_0x2020                     (0x2020)
#define DOUBLE_BUFFER_CTRL_0x2028                       (0x2028)
#define DVS_PHASE_ERROR_SET_0x202c                      (0x202c)
#define MEASURE_TWO_DVS_PHASE_ERROR_RESULT_0x2030       (0x2030)
#define MEASURE_TOTAL_PIXELS_RESULT1_0x2034             (0x2034)
#define MEASURE_TOTAL_PIXELS_RESULT2_0x2038             (0x2038)
#define MEASURE_DVTOTAL_LAST_LINE_PIXELS_RESULT1_0x203c (0x203c)
#define MEASURE_DVTOTAL_LAST_LINE_PIXELS_RESULT2_0x2040 (0x2040)
#define MAIN_DISPLAY_CONTROL_RSV_0x2100                 (0x2100)
#define MAIN_DISPLAY_CONTROL_0x2104                     (0x2104)
#define MAIN_BACKGROUND_COLOR_0x210c                    (0x210c)
#define MAIN_ACTIVE_H_START_END_0x2120                  (0x2120)
#define MAIN_ACTIVE_V_START_END_0x2124                  (0x2124)
#define HIGHTLIGHT_WINDOW_H_START_END_0x2128            (0x2128)
#define HIGHTLIGHT_WINDOW_V_START_END_0x212c            (0x212c)
#define HIGHTLIGHT_WINDOW_BORDER_WIDTH_0x2130           (0x2130)
#define DTG_LC_0x2228                                   (0x2228)
#define SRAM_OK_MIAN_SET_0x222c                         (0x222c)
#define SRAM_OK_MAIN_RESULT_ODD_0x2230                  (0x2230)
#define SRAM_OK_MAIN_RESULT_EVEN_0x2234                 (0x2234)
#define NEW_MEAS0_LINECNT_REAL_0x2248                   (0x2248)
#define MEASURE_NOT_FRAME_SYNC_LINE_PIXELS_MAIN_PATH_0x224c (0x224c)
#define MEASURE_NOT_FRAME_SYNC_LINE_PIXELS_SUB_PATH_0x2250 (0x2250)
#define HIGHLIGHT_WINDOW_CONTROL_0x2254                 (0x2254)
#define CONTROL_MISC_0x2258                             (0x2258)
#define HIGHLIGHT_WINDOW_BORDER_COLOR_0x225c            (0x225c)


//   RTD2668-DesignSpec-I-Domain-AutoSOY
#define SOYCH0_A0_0x0b00                                (0x0b00)
#define SOYCH0_A1_0x0b04                                (0x0b04)
#define SOYCH0_A2_0x0b08                                (0x0b08)
#define SOYCH0_A3_0x0b0c                                (0x0b0c)
#define SOYCH0_A4_0x0b10                                (0x0b10)
#define SOYCH0_B0_0x0b14                                (0x0b14)
#define SOYCH0_B1_0x0b18                                (0x0b18)
#define SOYCH0_D0_0x0b1c                                (0x0b1c)
#define SOYCH0_D1_0x0b20                                (0x0b20)
#define SOYCH0_D2_0x0b24                                (0x0b24)
#define SOYCH0_D3_0x0b28                                (0x0b28)
#define SOYCH0_D4_0x0b2c                                (0x0b2c)
#define SOYCH0_D5_0x0b30                                (0x0b30)
#define SOYCH0_D6_0x0b34                                (0x0b34)
#define SOYCH0_D7_0x0b38                                (0x0b38)
#define SOYCH0_D8_0x0b3c                                (0x0b3c)
#define SOYCH0_D9_0x0b40                                (0x0b40)
#define SOYCH0_D10_0x0b44                               (0x0b44)
#define SOYCH0_D11_0x0b48                               (0x0b48)
#define SOYCH0_D12_0x0b4c                               (0x0b4c)
#define SOYCH0_D13_0x0b50                               (0x0b50)
#define SOYCH0_D14_0x0b54                               (0x0b54)
#define SOYCH0_D15_0x0b58                               (0x0b58)
#define SOYCH1_A0_0x0b5c                                (0x0b5c)
#define NO_TRIGGER_FLAG_0x0b60                          (0x0b60)


//   RTD2668-DesignSpec-I-Domain-Smart-Fit
#define AUTO_FIELD_0x0600                               (0x0600)
#define AUTO_H_BOUNDARY_0x0604                          (0x0604)
#define AUTO_V_BOUNDARY_0x0608                          (0x0608)
#define AUTO_R_G_B_MARGIN_0x060c                        (0x060c)
#define AUTO_ADJ_0x0610                                 (0x0610)
#define AUTO_RESULT_VSTA_END_0x0614                     (0x0614)
#define AUTO_RESULT_HSTA_END_0x0618                     (0x0618)
#define AUTO_RESULT_PHASE_M_0x061c                      (0x061c)
#define AUTO_RESULT_PHASE_L_0x0620                      (0x0620)
#define AUTO_PHASE_CTRL0_0x0624                         (0x0624)


//   RTD2668-DesignSpec-I-Domain_ABL
#define ABL_CTRL_0x0c00                                 (0x0c00)
#define ABL_WINDOW_0x0c04                               (0x0c04)
#define ABL_STATUS_0x0c08                               (0x0c08)
#define REG0C0C_0x0c0c                                  (0x0c0c)
#define ABL_RSLT0_0x0c10                                (0x0c10)
#define ABL_RSLT1_0x0c14                                (0x0c14)
#define AUTO_OFST_RD0_ABL_NOISE_VAL0_0x0c18             (0x0c18)
#define AUTO_OFST_RD1_ABL_NOISE_VAL1_0x0c1c             (0x0c1c)
#define ABL_MGN_RG_0x0c20                               (0x0c20)
#define ABL_MGN_B_0x0c24                                (0x0c24)


//   RTD2668-DesignSpec-I-Domain_DDS_APLL
#define PLL_SET_0x0500                                  (0x0500)
#define PLL_CTRL_0x0504                                 (0x0504)
#define PLLDIV_0x0508                                   (0x0508)
#define PLLPHASE_CTRL_0x050c                            (0x050c)
#define PLL_PHASE_INTERPOLATION_0x0510                  (0x0510)
#define P_CODE_MAPPING_METHODS_0x0514                   (0x0514)
#define PE_TRACKING_METHOD_0x0518                       (0x0518)
#define DDS_MIX_W1_0x051c                               (0x051c)
#define DDS_MIX_W2_0x0520                               (0x0520)
#define PLL_DIV_CTRL_0x0524                             (0x0524)
#define I_CODE_0x0528                                   (0x0528)
#define P_CODE_0x052c                                   (0x052c)
#define PFD_CALIBRATED_RESULTS_0x0530                   (0x0530)
#define PE_MEARSURE_0x0534                              (0x0534)
#define PE_MAX_MEASURE_0x0538                           (0x0538)
#define FAST_PLL_CTRL_0x053c                            (0x053c)
#define FAST_PLL_SUM_I_0x0540                           (0x0540)
#define FAST_PLL_SUM_I_MEASURE_0x0544                   (0x0544)
#define APLL_TOP_MIX_0x054c                             (0x054c)
#define DDS_STATUS_0x0550                               (0x0550)
#define JITTER_MEASURE1_0x0554                          (0x0554)
#define JITTER_MEASURE2_0x0558                          (0x0558)
#define JITTER_PG_CTRL1_0x0560                          (0x0560)
#define JITTER_PG_CTRL2_0x0564                          (0x0564)
#define JITTER_PG_CTRL3_0x0568                          (0x0568)
#define JITTER_PG_CTRL4_0x056c                          (0x056c)
#define JITTER_PG_CTRL5_0x0570                          (0x0570)
#define FREQ_CHG_DET_CTRL1_0x0574                       (0x0574)
#define FREQ_CHG_DET_CTRL2_0x0578                       (0x0578)


//   RTD2668-DesignSpec-I-domain_DLCTi
#define I_DLTI_DCTI_CTRL_0x1000                         (0x1000)
#define V_CRC_CTRL_0x1004                               (0x1004)
#define V_CRC_RESULT_0x1008                             (0x1008)
#define DS_DLTI_OPTIONS_0x101c                          (0x101c)
#define DS_DLTI_VALUE_0x1020                            (0x1020)
#define DS_DCTI_OPTIONS_0x1030                          (0x1030)
#define DS_DCTI_1ST_VALUE_0x1034                        (0x1034)
#define DS_DCTI_2ND_VALUE_0x1038                        (0x1038)


//   RTD2668-DesignSpec-I-Domain_Pattern_Gen
#define PTG_TOTALHV_0x0d00                              (0x0d00)
#define PTG_ACT_H_START_WIDTH_0x0d04                    (0x0d04)
#define PTG_ACT_V_START_LENGTH_0x0d08                   (0x0d08)
#define PTG_TG_0x0d0c                                   (0x0d0c)
#define PTG_TG_LINE_0x0d10                              (0x0d10)
#define PTG_PAT_HSTA_WIDTH_0x0d14                       (0x0d14)
#define PTG_PAT_VSTA_LENGTH_0x0d18                      (0x0d18)
#define PTG_CTRL_0x0d1c                                 (0x0d1c)
#define PTG_BARW_0x0d20                                 (0x0d20)
#define PTG_C0Y_CB_CR_0x0d24                            (0x0d24)
#define PTG_C1Y_CB_CR_0x0d28                            (0x0d28)
#define PTG_C2Y_CB_CR_0x0d2c                            (0x0d2c)
#define PTG_C3Y_CB_CR_0x0d30                            (0x0d30)
#define PTG_C4Y_CB_CR_0x0d34                            (0x0d34)
#define PTG_C5Y_CR_CB_0x0d38                            (0x0d38)
#define PTG_C6Y_CB_CR_0x0d3c                            (0x0d3c)
#define PTG_C7Y_CB_CR_0x0d40                            (0x0d40)
#define PTG_MAX_COLOR_CTRL_0x0d44                       (0x0d44)


//   RTD2668-DesignSpec-I-domain_RGB2YUV
#define ICH2_RGB2YUV_CTRL_0x0e04                        (0x0e04)
#define TAB1_M1_0x0e08                                  (0x0e08)
#define TAB1_M2_0x0e0c                                  (0x0e0c)
#define TAB1_M3_0x0e10                                  (0x0e10)
#define TAB1_YO_AND_Y_GAIN_0x0e14                       (0x0e14)
#define ICH2_422TO444_CTRL_0x0e84                       (0x0e84)

//   RTD2668-DesignSpec-I-domain_Digital_Filter
#define Digital_Filter_Ctr_PAGE0_0x0098                        (0x0098)
#define Digital_Filter_Port_PAGE0_0x0099                        (0x0099)


//   RTD2668-DesignSpec-I-Domain_Sync-Processor
#define SP1_CTRL_0x0700                                 (0x0700)
#define SP1_AUTORST_0x0704                              (0x0704)
#define SP1_STBCTRL_0x0710                              (0x0710)
#define SP1_STBRST0_0x0714                              (0x0714)
#define SP1_STBRST1_0x0718                              (0x0718)
#define SP1_DCNT_0x0728                                 (0x0728)
#define SP1_FIELD_0x0730                                (0x0730)
#define SP1_CLMPCTRL_0x0738                             (0x0738)
#define SP1_CLMP_0x073c                                 (0x073c)
#define SP1_CLMPMSK_0x0740                              (0x0740)
#define SP1_COASTFTBK_0x0744                            (0x0744)
#define MV_CTRL_0x0758                                  (0x0758)
#define MV_FLD_POS_0x075c                               (0x075c)
#define SP_ADCCLAMPSEL0_0x0764                          (0x0764)
#define SP_ADCCLAMPSEL1_0x0768                          (0x0768)
#define SP_ADC_OUT_SEL_0x076c                           (0x076c)
#define SP_PAD_STATUS_0x0770                            (0x0770)
#define SP_MS3CTRL_0x0800                               (0x0800)
#define SP_MS3RST0_0x0804                               (0x0804)
#define SP_MS3RST1_0x0808                               (0x0808)
#define SP_MS3STUS_0x080c                               (0x080c)
#define SP_MS3IE_0x0810                                 (0x0810)
#define RESERVED_0x0814                                 (0x0814)
#define SP_MS3ENATVCTRL_0x0818                          (0x0818)
#define SP_MS3ENATV_0x081c                              (0x081c)
#define SP_MS1CTRL_0x0900                               (0x0900)
#define SP_MS1RST0_0x0904                               (0x0904)
#define SP_MS1RST1_0x0908                               (0x0908)
#define SP_MS1STUS_0x090c                               (0x090c)
#define SP_MS1IE_0x0910                                 (0x0910)


//   RTD2668-DesignSpec-I-Domain_VGIP
#define VCLK_CTRL_0x0a00                                (0x0a00)
#define V10_CTRL_0x0a04                                 (0x0a04)
#define VGIP_CHN1_CTRL_0x0a10                           (0x0a10)
#define VGIP_CHN1_STATUS_0x0a14                         (0x0a14)
#define VGIP_CHN1_ACT_HSTA_WIDTH_0x0a18                 (0x0a18)
#define VGIP_CHN1_ACT_VSTA_LENGTH_0x0a1c                (0x0a1c)
#define VGIP_CHN1_DELAY_0x0a20                          (0x0a20)
#define VGIP_CHN1_MISC_0x0a24                           (0x0a24)
#define VGIP_CHN1_PTN_H_VI_0x0a28                       (0x0a28)
#define VGIP_CHN1_PTN0_0x0a2c                           (0x0a2c)
#define VGIP_CHN1_PTN1_0x0a30                           (0x0a30)
#define VGIP_CHN1_LC_0x0a34                             (0x0a34)
#define ICH1_VGIP_CRC_CTRL_0x0a38                       (0x0a38)
#define ICH1_VGIP_CRC_RESULT_0x0a3c                     (0x0a3c)
#define VGIP_CHN1_WDE_0x0a40                            (0x0a40)
#define ADC_RAW_DATA_DMA_0x0a78                         (0x0a78)
#define RESERVED1_0x0a7c                                (0x0a7c)
#define RESERVED2_0x0a80                                (0x0a80)
#define DATA_PATH_SELECT_0x0a84                         (0x0a84)
#define VGIP_VBISLI_0x0a88                              (0x0a88)
#define CTS_FIFO_CTL_0x0a90                             (0x0a90)
#define DISPI_TEST_SEL_0x0a9c                           (0x0a9c)
#define CTRL1_0x0aa0                                    (0x0aa0)
#define SEQUENCE_TABLE_RED_00_15_0x0aa4                 (0x0aa4)
#define SEQUENCE_TABLE_RED_16_31_0x0aa8                 (0x0aa8)
#define SEQUENCE_TABLE_GREEN_00_15_0x0aac               (0x0aac)
#define SEQUENCE_TABLE_GREEN_16_31_0x0ab0               (0x0ab0)
#define SEQUENCE_TABLE_BLUE_00_15_0x0ab4                (0x0ab4)
#define SEQUENCE_TABLE_BLUE_16_31_0x0ab8                (0x0ab8)
#define TAB1_DITHER_TABLE_RED_00_0x0abc                 (0x0abc)
#define TAB1_DITHER_TABLE_RED_02_0x0ac0                 (0x0ac0)
#define TAB1_DITHER_TABLE_GREEN_00_0x0ac4               (0x0ac4)
#define TAB1_DITHER_TABLE_GREEN_02_0x0ac8               (0x0ac8)
#define TAB1_DITHER_TABLE_BLUE_00_0x0acc                (0x0acc)
#define TAB1_DITHER_TABLE_BLUE_02_0x0ad0                (0x0ad0)
#define HDMI_TEMPORAL_OFFSET_TAB1_0x0ad4                (0x0ad4)
#define TAB2_DITHER_TABLE_RED_00_0x0ad8                 (0x0ad8)
#define TAB2_DITHER_TABLE_RED_02_0x0adc                 (0x0adc)
#define TAB2_DITHER_TABLE_GREEN_00_0x0ae0               (0x0ae0)
#define TAB2_DITHER_TABLE_GREEN_02_0x0ae4               (0x0ae4)
#define TAB2_DITHER_TABLE_BLUE_00_0x0ae8                (0x0ae8)
#define TAB2_DITHER_TABLE_BLUE_02_0x0aec                (0x0aec)
#define HDMI_TEMPORAL_OFFSET_TAB2_0x0af0                (0x0af0)
#define CRC_CTRL_0x0af4                                 (0x0af4)
#define CH1_CRC_RESULT_0x0af8                           (0x0af8)
#define CH2_CRC_RESULT_0x0afc                           (0x0afc)

//   RTD2668-DesignSpec-I-Domain_YPPADC
#define ADC_POWER_0x0400                                (0x0400)
#define ADC_IBIAS0123_0x0404                            (0x0404)
#define ADC_IBIAS4_0x0408                               (0x0408)
#define ADC_VBIAS_0x040c                                (0x040c)
#define ADC_CLOCK_0x0410                                (0x0410)
#define ADC_CTL_0x0414                                  (0x0414)
#define ADC_DCRESTORE_CTRL_0x0418                       (0x0418)
#define ADC_CLAMP_CTRL0_0x041c                          (0x041c)
#define ADC_CLAMP_CTRL1_0x0420                          (0x0420)
#define ADC_GAIN0_0x0424                                (0x0424)
#define ADC_GAIN1_0x0428                                (0x0428)
#define ADC_OFFSET0_0x042c                              (0x042c)
#define ADC_OFFSET1_0x0430                              (0x0430)
#define ADC_TEST_0x0434                                 (0x0434)
#define DUMMY_0x0438                                    (0x0438)
#define ADC_CLKGEN_RGB_CAPTURE_0x043c                   (0x043c)
#define APLL_ADC_TESTOUT_MUX_0x0440                     (0x0440)
#define ADC_RGB_DATA_0x0444                             (0x0444)


//   RTD2668-DesignSpec-IFDemod
#define CR_BPF_SEL_0x5c00                               (0x5c00)
#define CR_BPF_READ_0x5c04                              (0x5c04)
#define CR_PGAIN_0x5c08                                 (0x5c08)
#define CR_LOCK_0x5c0c                                  (0x5c0c)
#define CR_NCO_FIX_DATA_0x5c10                          (0x5c10)
#define CR_FREQ_SAT_0x5c14                              (0x5c14)
#define CR_FREQ_STATUS_0x5c18                           (0x5c18)
#define CR_WEIGHT_EN_0x5c1c                             (0x5c1c)
#define CR_PHASE_BAD_0x5c20                             (0x5c20)
#define VCLAMP_IN_MAX_SAT_0x5c24                        (0x5c24)
#define VCLAMP_IN_MIN_SAT_0x5c28                        (0x5c28)
#define DUMMY1_0x5c2c                                   (0x5c2c)
#define DUMMY2_0x5c30                                   (0x5c30)
#define DUMMY3_0x5c34                                   (0x5c34)
#define DUMMY4_0x5c38                                   (0x5c38)
#define DUMMY5_0x5c3c                                   (0x5c3c)
#define SHAPE_FILTER_SELECTION_0x5c40                   (0x5c40)
#define DEC_FIFO_STATUS_0x5c44                          (0x5c44)
#define SOFT_RESET_27_CLK_PHASE_0x5c48                  (0x5c48)
#define DMA_0x5c4c                                      (0x5c4c)
#define CR_ERR_THD_0x5c50                               (0x5c50)
#define CR_AUTO_RESET_EN_0x5c54                         (0x5c54)
#define CR_PHASE_INVERSE_0x5c58                         (0x5c58)
#define CR_WBLF_CNTL_0x5c60                             (0x5c60)
#define CR_WBLF_TH_0x5c64                               (0x5c64)
#define CR_PHASE_ERR_CAL_0x5c68                         (0x5c68)
#define CR_VARIANCE_DEBOUNCE_0x5c6c                     (0x5c6c)
#define EQ_FILTER_SEL_0x5c70                            (0x5c70)
#define EQ_FILTER_READ_0x5c74                           (0x5c74)
#define VIDEO_BW_SEL_0x5c80                             (0x5c80)
#define GRP_DELAY_EN_0x5c84                             (0x5c84)
#define GRP_DELAY_READ_0x5c88                           (0x5c88)
#define CLAMPING_SCALE_0x5c8c                           (0x5c8c)
#define CLAMPING_THR_MAX_0x5c90                         (0x5c90)
#define CLAMPING_THR_MIN_0x5c94                         (0x5c94)
#define OFFSET_0x5c98                                   (0x5c98)
#define RESAMPLER_STATUS_0x5c9c                         (0x5c9c)
#define AUDIO_BP_SEL_0x5cc0                             (0x5cc0)
#define AUDIO_GAIN_MANU_0x5cc4                          (0x5cc4)
#define AUDIO_GAIN_STATUS_0x5cc8                        (0x5cc8)
#define AGC_ENABLE_SEL_0x5d00                           (0x5d00)
#define AGC_MAX_LIMIT_CNT_1_0x5d04                      (0x5d04)
#define AGC_MAX_COUNT_FOR_COARSE_MODE_AGC_CNTL1_0x5d08  (0x5d08)
#define AGC_MAX_COUNT_FOR_FINELOCK_MODE_AGC_CNTL2_0x5d0c (0x5d0c)
#define AGC_AVG_TARGET_0x5d10                           (0x5d10)
#define AGC_MAX_COUNT_FOR_COARSE_MODE_AGC_LOCK2_0x5d14  (0x5d14)
#define AGC_TARG_VAL_0x5d18                             (0x5d18)
#define AGC_CNTL_SEL_0x5d1c                             (0x5d1c)
#define AGC_MANU_VALUE_0x5d20                           (0x5d20)
#define AGC_IF_MANU_VALUE_0x5d24                        (0x5d24)
#define AGC_RF_MANU_VALUE_0x5d28                        (0x5d28)
#define KI_VAL_0x5d2c                                   (0x5d2c)
#define IF_AGC_MIN_0x5d30                               (0x5d30)
#define RF_AGC_LIMIT_VALUE_0x5d34                       (0x5d34)
#define AGC_LOCK_LEN_0x5d38                             (0x5d38)
#define AGC_LOCK_TH_0x5d3c                              (0x5d3c)
#define AGC_LOCK_STATUS_0x5d40                          (0x5d40)
#define AGC_HSYNC_START_0x5d44                          (0x5d44)
#define AGC_VSYNC_START1_0x5d48                         (0x5d48)
#define AGC_PEAK_DETECT_0x5d50                          (0x5d50)
#define AGC_PEAK_VALUE_0x5d54                           (0x5d54)
#define AGC_SIGMA_DELTA_LPF_0x5d58                      (0x5d58)
#define AGC_MAX_STATUS_0x5d5c                           (0x5d5c)
#define AGC_ERR0_STATUS_0x5d60                          (0x5d60)
#define AGC_ACC3_STATUS_0x5d64                          (0x5d64)
#define AGC_IF_STATUS_0x5d68                            (0x5d68)
#define AGC_RF_STATUS_0x5d6c                            (0x5d6c)
#define AGC_PGA_1_0x5d70                                (0x5d70)
#define AGC_MASK_THR_0x5d74                             (0x5d74)
#define AGC_PGA_13B_CTL1_0x5d78                         (0x5d78)
#define VTOP_VALUE_0x5d80                               (0x5d80)
#define KRF_VALUE_0x5d84                                (0x5d84)
#define READ_PGA_0x5d88                                 (0x5d88)
#define NOISE_CAL_0x5d8c                                (0x5d8c)
#define AGC_ORIGINAL_SEL_0x5d90                         (0x5d90)
#define AGC_PGA_CNTL_0x5d94                             (0x5d94)
#define AGC_LINEBASE_CTL_0x5d98                         (0x5d98)
#define AGC_MAX2_CNT_1_0x5d9c                           (0x5d9c)
#define AGC_IN_KP_KI_0x5da0                             (0x5da0)
#define AGC_IN_MAX_MIN_0x5da4                           (0x5da4)
#define AGC_TARG_VAL_LOOP2_0x5da8                       (0x5da8)
#define AGC_MAX2_LIMIT_CNT_1_0x5dac                     (0x5dac)
#define AGC_LOOOP2_ERR_0x5db0                           (0x5db0)
#define AGC_INNER_STATUS_0x5db4                         (0x5db4)
#define LOOP2_KP_KI_ERR_0x5db8                         (0x5db8)
#define AGC_MAX2_IN_OUT_0x5dbc                                    (0x5dbc)
#define AGC_PEAK2_DETECT_0x5dc0                         (0x5dc0)
#define AGC_PEAK2_VALUE_0x5dc4                          (0x5dc4)
#define AGC_PEAK2_STATUS_0x5dc8                         (0x5dc8)
#define AGC_LOCK2_TH_0x5dcc                             (0x5dcc)
#define AGC_LOOP2_CNTL_0x5dd0                           (0x5dd0)
#define SIGMA_DELTA_CNTL_0x5dd4                         (0x5dd4)
#define AGC_INTERRUPT_THD_0x5dd8                        (0x5dd8)
#define AGC_2STEP_EN_0x5ddc                             (0x5ddc)
#define AGC_DGAIN_STEP_0x5de0                           (0x5de0)
#define AGC_DGAIN_THR_0x5de4                            (0x5de4)
#define AGC_DGAIN_TO_PGA_0x5de8                         (0x5de8)
#define AGC_DGAIN_VIRTUAL_PGA_HSYNC_GATE_0x5dec         (0x5dec)
#define INTERRUPT_MASK_EN_0x5df0                        (0x5df0)
#define AGC_FINE_TUNE_DOWN_SAMPLE_0x5df4                (0x5df4)
#define IFD_2STEP_AGC_STATUS_0x5df8                         (0x5df8)
#define DEBUG_MODE_0x5f40                               (0x5f40)
#define DEBUG_MODE2_0x5f44                              (0x5f44)
#define TEST_MODE_0x5f48                                (0x5f48)
#define CR_SELF_TEST_0x5f4c                             (0x5f4c)
#define CRC_CTRL_REGISTER_0x5f50                        (0x5f50)
#define CRC1_RESULT_0x5f54                              (0x5f54)
#define CRC2_RESULT_0x5f58                              (0x5f58)
#define DACTEST_REGISTER1_0x5f5c                        (0x5f5c)
#define AD_BYPASS_ENABLE_0x5f60                         (0x5f60)
#define INPUT_FIFO_STATUS_0x5f64                        (0x5f64)
#define INPUT_BYPASS_ENABLE_0x5f68                      (0x5f68)
#define CP_TEST_ENABLE_0x5f6c                           (0x5f6c)
#define AGC_VIRTUAL_PGA_0x5f70                          (0x5f70)
#define AGC_VSYNC_START2_0x5f74                         (0x5f74)
#define AGC_HSYNC_START2_0x5f78                         (0x5f78)
#define FPGA_TEST1_0x5f80                               (0x5f80)
#define FPGA_TEST2_0x5f84                               (0x5f84)
#define FPGA_TEST3_0x5f88                               (0x5f88)
#define FPGA_TEST4_DEBUG_CLK_0x5f8c                     (0x5f8c)
#define AIN_SEL_0x5fc0                                  (0x5fc0)
#define ADC_SHGAIN_0x5fc4                               (0x5fc4)
#define ADC_CMSEL_0x5fc8                                (0x5fc8)
#define ADC_IFBW_0x5fcc                                 (0x5fcc)
#define ADC_CK_0x5fd0                                   (0x5fd0)
#define ADC_CKOUTDELAY_0x5fd4                           (0x5fd4)
#define ADC_SVRT_0x5fd8                                 (0x5fd8)
#define ADC_SVRB_0x5fdc                                 (0x5fdc)
#define ADC_TOS_0x5fe0                                  (0x5fe0)
#define ADC_SIBMBIAS_0x5fe4                             (0x5fe4)
#define ADC_SIBIFPGA_0x5fe8                             (0x5fe8)
#define ADC_MBIASPOW_0x5fec                             (0x5fec)
#define ADC_IFPGAPOW_0x5ff0                             (0x5ff0)
#define ADC_ANALOG_RESERVE_0x5ff4                      (0x5ff4)

//   RTD2668-DesignSpec-Memory and Register Wrapper
#define IMEM4K_ADDR_0x2c00                              (0x2c00)
#define IMEM4K_BANK_0x2c01                              (0x2c01)
#define IMEM4K_REMAP_0x2c02                             (0x2c02)
#define IMEM8K_ADDR_0x2c03                              (0x2c03)
#define IMEM8K_BANK_0x2c04                              (0x2c04)
#define IMEM8K_REMAP_0x2c05                             (0x2c05)
#define DUMMY1_0x2c15                                   (0x2c15)
#define DUMMY2_0x2c16                                   (0x2c16)
#define EMCU_DEBUG_0x2c17                               (0x2c17)
#define REG_DEBUG_0x2c18                                (0x2c18)
#define SPI_DEBUG_0x2c19                                (0x2c19)
#define WAIT_CYCLE_0x2c06                               (0x2c06)
#define REGISTER_ENDIAN_0x2c07                          (0x2c07)
#define TIMEOUT_ACK_0x2c11                              (0x2c11)
#define REGWRAP_0x2c12                                  (0x2c12)
#define REGWRAP_IE_0x2c13                               (0x2c13)
#define MCUTIME_0x2c14                                  (0x2c14)
#define GLOBAL_MAPPING_0x2c08                           (0x2c08)
#define SPI_DMA_FLASH_LSB_0x2c09                        (0x2c09)
#define SPI_DMA_FLASH_MSB_0x2c0a                        (0x2c0a)
#define SPI_DMA_BANK_0x2c0b                             (0x2c0b)
#define SPI_DMA_CTRL_0x2c0c                             (0x2c0c)
#define SPI_DMA_LEN_LSB_0x2c0d                          (0x2c0d)
#define SPI_DMA_LEN_MSB_0x2c0e                          (0x2c0e)
#define SPI_DMA_DEST_LSB_0x2c0f                         (0x2c0f)
#define SPI_DMA_DEST_MSB_0x2c10                         (0x2c10)
#define SYS_SYNC_INT_0x2c21                             (0x2c21)
#define SYS_GIR_0_0x2c24                                (0x2c24)
#define SYS_GIR_1_0x2c25                                (0x2c25)
#define SYS_GIR_2_0x2c26                                (0x2c26)
#define SYS_GIR_3_0x2c27                                (0x2c27)
#define SYS_GIR_4_0x2c28                                (0x2c28)
#define SYS_GIR_5_0x2c29                                (0x2c29)
#define SYS_GIR_6_0x2c2a                                (0x2c2a)
#define SYS_GIR_7_0x2c2b                                (0x2c2b)
#define SYS_GIR_8_0x2c2c                                (0x2c2c)
#define SYS_GIR_9_0x2c2d                                (0x2c2d)
#define SYS_GIR_A_0x2c2e                                (0x2c2e)
#define SYS_GIR_B_0x2c2f                                (0x2c2f)
#define SYS_GIR_C_0x2c30                                (0x2c30)
#define SYS_GIR_D_0x2c31                                (0x2c31)
#define SYS_GIE_0_0x2c34                                (0x2c34)
#define SYS_GIE_1_0x2c35                                (0x2c35)
#define SYS_GIE_2_0x2c36                                (0x2c36)
#define SYS_GIE_3_0x2c37                                (0x2c37)
#define SYS_GIE_4_0x2c3d                                (0x2c3d)
#define SYS_GIP_0_0x2c38                                (0x2c38)
#define SYS_GIP_1_0x2c39                                (0x2c39)
#define SYS_GIP_2_0x2c3a                                (0x2c3a)
#define SYS_GIP_3_0x2c3b                                (0x2c3b)
#define SYS_GIP_4_0x2c3c                                (0x2c3c)
#define SYS_SWIS_0_0x2c40                               (0x2c40)
#define SYS_SWIS_1_0x2c41                               (0x2c41)
#define SYS_SWIC_0_0x2c42                               (0x2c42)
#define SYS_SWIC_1_0x2c43                               (0x2c43)
#define SYS_SWIP_0_0x2c44                               (0x2c44)
#define SYS_SWIP_1_0x2c45                               (0x2c45)
#define SYS_IRQOUT_0x2c48                               (0x2c48)
#define SYS_PLL_CPU_0_0x2c60                            (0x2c60)
#define SYS_PLL_CPU_1_0x2c61                            (0x2c61)
#define SYS_PLL_CPU_2_0x2c62                            (0x2c62)
#define SYS_PLL_27X_0_0x2c64                            (0x2c64)
#define SYS_PLL_27X_1_0x2c65                            (0x2c65)
#define SYS_PLL_27X_2_0x2c66                            (0x2c66)
#define SYS_PLL_27X_3_0x2c67                            (0x2c67)
#define SYS_PLL_AUDIO_0_0x2c68                          (0x2c68)
#define SYS_PLL_AUDIO_1_0x2c69                          (0x2c69)
#define SYS_PLL_AUDIO_2_0x2c6a                          (0x2c6a)
#define SYS_PLL_AUDIO_3_0x2c6b                          (0x2c6b)
#define SYS_PLL_512FS_0_0x2c6c                          (0x2c6c)
#define SYS_PLL_512FS_1_0x2c6d                          (0x2c6d)
#define SYS_PLL_512FS_2_0x2c6e                          (0x2c6e)
#define SYS_PLL_512FS_3_0x2c6f                          (0x2c6f)
#define SYS_PLL_512FS_4_0x2c70                          (0x2c70)
#define SYS_PLL_WDOUT_0x2c74                            (0x2c74)
#define SYS_POR_0x2c78                                  (0x2c78)
#define SYS_SRST_0_0x2ca0                               (0x2ca0)
#define SYS_SRST_1_0x2ca1                               (0x2ca1)
#define SYS_SRST_2_0x2ca2                               (0x2ca2)
#define SYS_SRST_3_0x2ca3                               (0x2ca3)
#define SYS_SRST_4_0x2ca4                               (0x2ca4)
#define SYS_CLKEN_0_0x2cc0                              (0x2cc0)
#define SYS_CLKEN_1_0x2cc1                              (0x2cc1)
#define SYS_CLKEN_2_0x2cc2                              (0x2cc2)
#define SYS_CLKEN_3_0x2cc3                              (0x2cc3)
#define SYS_CLKEN_4_0x2cc4                              (0x2cc4)
#define SYS_PWRSAV_0x2cc8                               (0x2cc8)
#define SYS_CLKSEL_0x2ccc                               (0x2ccc)
#define SYS_CLKDIV_0x2ccd                               (0x2ccd)
#define PA_CFG0_0x2d00                                  (0x2d00)
#define PA_CFG1_0x2d01                                  (0x2d01)
#define PA_CFG2_0x2d02                                  (0x2d02)
#define PA_CFG3_0x2d03                                  (0x2d03)
#define PB_CFG0_0x2d04                                  (0x2d04)
#define PB_CFG1_0x2d05                                  (0x2d05)
#define PB_CFG2_0x2d06                                  (0x2d06)
#define PB_CFG3_0x2d07                                  (0x2d07)
#define PC_CFG0_0x2d08                                  (0x2d08)
#define PC_CFG1_0x2d09                                  (0x2d09)
#define PC_CFG2_0x2d0a                                  (0x2d0a)
#define PC_CFG3_0x2d0b                                  (0x2d0b)
#define AHS_SMT_CTRL_0x2d0c                             (0x2d0c)
#define LVDS_RSDS_TTL_CFG_0x2d0d                        (0x2d0d)
#define PA_SMT_0x2d24                                   (0x2d24)
#define PB_SMT_0x2d25                                   (0x2d25)
#define PC_SMT_0x2d26                                   (0x2d26)
#define PA_PS0_0x2d30                                   (0x2d30)
#define PA_PS1_0x2d31                                   (0x2d31)
#define PA_PS2_0x2d32                                   (0x2d32)
#define PA_PS3_0x2d33                                   (0x2d33)
#define PB_PS0_0x2d34                                   (0x2d34)
#define PB_PS1_0x2d35                                   (0x2d35)
#define PB_PS2_0x2d36                                   (0x2d36)
#define PB_PS3_0x2d37                                   (0x2d37)
#define PC_PS0_0x2d38                                   (0x2d38)
#define PC_PS1_0x2d39                                   (0x2d39)
#define PC_PS2_0x2d3a                                   (0x2d3a)
#define PC_PS3_0x2d3b                                   (0x2d3b)
#define PD_PS0_0x2d3c                                   (0x2d3c)
#define PD_PS1_0x2d40                                   (0x2d40)
#define PG_PS0_0x2d48                                   (0x2d48)
#define PG_PS1_0x2d49                                   (0x2d49)
#define PG_PS2_0x2d4a                                   (0x2d4a)
#define PG_PS3_0x2d4b                                   (0x2d4b)
#define PH_PS0_0x2d4c                                   (0x2d4c)
#define PH_PS1_0x2d4d                                   (0x2d4d)
#define PH_PS2_0x2d4e                                   (0x2d4e)
#define PH_PS3_0x2d4f                                   (0x2d4f)
#define PI_PS0_0x2d50                                   (0x2d50)
#define PI_PS1_0x2d51                                   (0x2d51)
#define PAS0_0x2d60                                     (0x2d60)
#define PAS1_0x2d61                                     (0x2d61)
#define PAS2_0x2d62                                     (0x2d62)
#define PAS3_0x2d63                                     (0x2d63)
#define PBS0_0x2d64                                     (0x2d64)
#define PBS1_0x2d65                                     (0x2d65)
#define PBS2_0x2d66                                     (0x2d66)
#define PBS3_0x2d67                                     (0x2d67)
#define PCS0_0x2d68                                     (0x2d68)
#define PCS1_0x2d69                                     (0x2d69)
#define PCS2_0x2d6a                                     (0x2d6a)
#define PCS3_0x2d6b                                     (0x2d6b)
#define AGPIO_JD_0_0x2d80                               (0x2d80)
#define AGPIO_JD_1_0x2d81                               (0x2d81)
#define AGPIO_JD_2_0x2d82                               (0x2d82)
#define AGPIO_JD_3_0x2d83                               (0x2d83)
#define AGPIO_AUDIO_0_0x2d84                            (0x2d84)
#define AGPIO_AUDIO_1_0x2d85                            (0x2d85)
#define AGPIO_AUDIO_2_0x2d86                            (0x2d86)
#define AGPIO_AUDIO_3_0x2d87                            (0x2d87)
#define AGPIO_VD_0_0x2d88                               (0x2d88)
#define AGPIO_VD_1_0x2d89                               (0x2d89)
#define AGPIO_VD_2_0x2d8a                               (0x2d8a)
#define AGPIO_VD_3_0x2d8b                               (0x2d8b)
#define AGPIO_VD_4_0x2d8c                               (0x2d8c)
#define AGPIO_VD_5_0x2d8d                               (0x2d8d)
#define AGPIO_VD_6_0x2d8e                               (0x2d8e)
#define AGPIO_VD_7_0x2d8f                               (0x2d8f)
#define AGPIO_ADC_0_0x2d90                              (0x2d90)
#define AGPIO_ADC_1_0x2d91                              (0x2d91)
#define AGPIO_ADC_2_0x2d92                              (0x2d92)
#define AGPIO_ADC_3_0x2d93                              (0x2d93)
#define GPIO_CEC_0x2d94                                 (0x2d94)
#define ROM_CTRL_0x2da0                                 (0x2da0)
#define SYS_SHARE_MEM_0x2da1                            (0x2da1)
#define NONSTOP_DMA_0x2da2                              (0x2da2)
#define SYS_DEBUG_0_0x2da4                              (0x2da4)
#define SYS_DEBUG_1_0x2da5                              (0x2da5)
#define SYS_DEBUG_2_0x2da6                              (0x2da6)
#define SYS_BOPTION_0_0x2da8                            (0x2da8)
#define SYS_BOPTION_1_0x2da9                            (0x2da9)
#define SYS_PORL_0_0x2daa                               (0x2daa)
#define SYS_TEST_0_0x2dab                               (0x2dab)
#define SYS_TEST_1_0x2dac                               (0x2dac)
#define SYS_RT_0x2db0                                   (0x2db0)
#define SYS_VER_0x2db1                                  (0x2db1)
#define BIST_DMEM_0x2dc0                                (0x2dc0)
#define BIST1_SM_0x2dc1                                 (0x2dc1)
#define BIST2_SM_0x2dc2                                 (0x2dc2)


//   RTD2668-DesignSpec-M_Domain
#define CAP_FIFOBIST_0x0228                             (0x0228)
#define DISP_DDR_FIFOSTATUS_0x033c                      (0x033c)
#define DISP_FIFOBIST_0x0340                            (0x0340)


//   RTD2668-DesignSpec-peri_IO
#define U0RBR_THR_DLL_0x2600                            (0x2600)
#define U0IER_DLH_0x2604                                (0x2604)
#define U0IIR_FCR_0x2608                                (0x2608)
#define U0LCR_0x260c                                    (0x260c)
#define U0MCR_0x2610                                    (0x2610)
#define U0LSR_0x2614                                    (0x2614)
#define U0MSR_0x2618                                    (0x2618)
#define U0SCR_0x261c                                    (0x261c)
#define U1RBR_THR_DLL_0x2620                            (0x2620)
#define U1IER_DLH_0x2624                                (0x2624)
#define U1IIR_FCR_0x2628                                (0x2628)
#define U1LCR_0x262c                                    (0x262c)
#define U1MCR_0x2630                                    (0x2630)
#define U1LSR_0x2634                                    (0x2634)
#define U1MSR_0x2638                                    (0x2638)
#define U1SCR_0x263c                                    (0x263c)
#define PAD0_0x2640                                     (0x2640)
#define PAD1_0x2644                                     (0x2644)
#define PAD2_0x2648                                     (0x2648)
#define PAD3_0x264c                                     (0x264c)
#define PAD4_0x2650                                     (0x2650)
#define PAD5_0x2654                                     (0x2654)
#define PAD6_0x2658                                     (0x2658)
#define PAD7_0x265c                                     (0x265c)
#define PAD_CTRL_0x2660				 (0x2660)
#define STATUS_0x2664						(0x2664)
#define PAD_ANALOG_CTRL_0x2668			(0x2668)
#define TC0TVR_0x2840                                   (0x2840)
#define TC1TVR_0x2844                                   (0x2844)
#define TC2TVR_0x2848                                   (0x2848)
#define TC0CVR_0x284c                                   (0x284c)
#define TC1CVR_0x2850                                   (0x2850)
#define TC2CVR_0x2854                                   (0x2854)
#define TC0CR_0x2858                                    (0x2858)
#define TC1CR_0x285c                                    (0x285c)
#define TC2CR_0x2860                                    (0x2860)
#define TC0ICR_0x2864                                   (0x2864)
#define TC1ICR_0x2868                                   (0x2868)
#define TC2ICR_0x286c                                   (0x286c)
#define TCWCR_0x2870                                    (0x2870)
#define TCWTR_0x2874                                    (0x2874)
#define WTST_0x2878                                     (0x2878)
#define IR_PSR_0x2880                                   (0x2880)
#define IR_PER_0x2884                                   (0x2884)
#define IR_SF_0x2888                                    (0x2888)
#define IR_DPIR_0x288c                                  (0x288c)
#define IR_CR_0x2890                                    (0x2890)
#define IR_RP_0x2894                                    (0x2894)
#define IR_SR_0x2898                                    (0x2898)
#define IR_RAW_CTRL_0x289c                              (0x289c)
#define IR_RAW_FF_0x28a0                                (0x28a0)
#define IR_RAW_SAMPLE_TIME_0x28a4                       (0x28a4)
#define IR_RAW_WL_0x28a8                                (0x28a8)
#define IR_RAW_DEB_0x28ac                               (0x28ac)
#define IR_PSR_UP_0x28b0                                (0x28b0)
#define IR_PER_UP_0x28b4                                (0x28b4)
#define IR_RP2_0x28b8                                   (0x28b8)
#define IR_EXT_RP_CF_0x28bc                             (0x28bc)
#define IR_EXT_RP_TIMG_0x28c0                           (0x28c0)
#define IR_EXT_RP_TIMG_UP_0x28c4                        (0x28c4)
#define IRTX_CFG_0x28d0                                 (0x28d0)
#define IRTX_TIM_0x28d4                                 (0x28d4)
#define PWM_SETTING_0x28d8                              (0x28d8)
#define IRTX_INT_EN_0x28dc                              (0x28dc)
#define IRTX_INT_ST_0x28e0                              (0x28e0)
#define IRTX_FIFO_ST_0x28e4                             (0x28e4)
#define IRTX_FIFO_0x28e8                                (0x28e8)
#define IC_CON_0x2900                                   (0x2900)
#define IC_TAR_0x2904                                   (0x2904)
#define IC_SAR_0x2908                                   (0x2908)
#define IC_HS_MADDR_0x290c                              (0x290c)
#define IC_DATA_CMD_0x2910                              (0x2910)
#define IC_SS_SCL_HCNT_0x2914                           (0x2914)
#define IC_SS_SCL_LCNT_0x2918                           (0x2918)
#define IC_FS_SCL_HCNT_0x291c                           (0x291c)
#define IC_FS_SCL_LCNT_0x2920                           (0x2920)
#define IC_RAW_INTR_STAT_0x2934                         (0x2934)
#define IC_INTR_MASK_0x2930                             (0x2930)
#define IC_INTR_STAT_0x292c                             (0x292c)
#define IC_RX_TL_0x2938                                 (0x2938)
#define IC_TX_TL_0x293c                                 (0x293c)
#define IC_CLR_INTR_0x2940                              (0x2940)
#define IC_CLR_RX_UNDER_0x2944                          (0x2944)
#define IC_CLR_RX_OVER_0x2948                           (0x2948)
#define IC_CLR_TX_OVER_0x294c                           (0x294c)
#define IC_CLR_RD_REQ_0x2950                            (0x2950)
#define IC_CLR_TX_ABRT_0x2954                           (0x2954)
#define IC_CLR_RX_DONE_0x2958                           (0x2958)
#define IC_CLR_ACTIVITY_0x295c                          (0x295c)
#define IC_CLR_STOP_DET_0x2960                          (0x2960)
#define IC_CLR_START_DET_0x2964                         (0x2964)
#define IC_CLR_GEN_CALL_0x2968                          (0x2968)
#define IC_ENABLE_0x296c                                (0x296c)
#define IC_STATUS_0x2970                                (0x2970)
#define IC_TXFLR_0x2974                                 (0x2974)
#define IC_RXFLR_0x2978                                 (0x2978)
#define IC_TX_ABRT_SOURCE_0x2980                        (0x2980)
#define IC_DMA_CR_0x2988                                (0x2988)
#define IC_DMA_TDLR_0x298c                              (0x298c)
#define IC_DMA_RDLR_0x2990                              (0x2990)
#define IC_COMP_PARAM_1_0x29f4                          (0x29f4)
#define IC_COMP_VERSION_0x29f8                          (0x29f8)
#define IC_COMP_TYPE_0x29fc                             (0x29fc)
#define IC1_CON_0x2a00                                  (0x2a00)
#define IC1_TAR_0x2a04                                  (0x2a04)
#define IC1_SAR_0x2a08                                  (0x2a08)
#define IC1_HS_MADDR_0x2a0c                             (0x2a0c)
#define IC1_DATA_CMD_0x2a10                             (0x2a10)
#define IC1_SS_SCL_HCNT_0x2a14                          (0x2a14)
#define IC1_SS_SCL_LCNT_0x2a18                          (0x2a18)
#define IC1_FS_SCL_HCNT_0x2a1c                          (0x2a1c)
#define IC1_FS_SCL_LCNT_0x2a20                          (0x2a20)
#define IC1_RAW_INTR_STAT_0x2a34                        (0x2a34)
#define IC1_INTR_MASK_0x2a30                            (0x2a30)
#define IC1_INTR_STAT_0x2a2c                            (0x2a2c)
#define IC1_RX_TL_0x2a38                                (0x2a38)
#define IC1_TX_TL_0x2a3c                                (0x2a3c)
#define IC1_CLR_INTR_0x2a40                             (0x2a40)
#define IC1_CLR_RX_UNDER_0x2a44                         (0x2a44)
#define IC1_CLR_RX_OVER_0x2a48                          (0x2a48)
#define IC1_CLR_TX_OVER_0x2a4c                          (0x2a4c)
#define IC1_CLR_RD_REQ_0x2a50                           (0x2a50)
#define IC1_CLR_TX_ABRT_0x2a54                          (0x2a54)
#define IC1_CLR_RX_DONE_0x2a58                          (0x2a58)
#define IC1_CLR_ACTIVITY_0x2a5c                         (0x2a5c)
#define IC1_CLR_STOP_DET_0x2a60                         (0x2a60)
#define IC1_CLR_START_DET_0x2a64                        (0x2a64)
#define IC1_CLR_GEN_CALL_0x2a68                         (0x2a68)
#define IC1_ENABLE_0x2a6c                               (0x2a6c)
#define IC1_STATUS_0x2a70                               (0x2a70)
#define IC1_TXFLR_0x2a74                                (0x2a74)
#define IC1_RXFLR_0x2a78                                (0x2a78)
#define IC1_TX_ABRT_SOURCE_0x2a80                       (0x2a80)
#define IC1_DMA_CR_0x2a88                               (0x2a88)
#define IC1_DMA_TDLR_0x2a8c                             (0x2a8c)
#define IC1_DMA_RDLR_0x2a90                             (0x2a90)
#define IC1_COMP_PARAM_1_0x2af4                         (0x2af4)
#define IC1_COMP_VERSION_0x2af8                         (0x2af8)
#define IC1_COMP_TYPE_0x2afc                            (0x2afc)
#define IC2_CON_0x2b00                                  (0x2b00)
#define IC2_TAR_0x2b04                                  (0x2b04)
#define IC2_SAR_0x2b08                                  (0x2b08)
#define IC2_HS_MADDR_0x2b0c                             (0x2b0c)
#define IC2_DATA_CMD_0x2b10                             (0x2b10)
#define IC2_SS_SCL_HCNT_0x2b14                          (0x2b14)
#define IC2_SS_SCL_LCNT_0x2b18                          (0x2b18)
#define IC2_FS_SCL_HCNT_0x2b1c                          (0x2b1c)
#define IC2_FS_SCL_LCNT_0x2b20                          (0x2b20)
#define IC2_RAW_INTR_STAT_0x2b34                        (0x2b34)
#define IC2_INTR_MASK_0x2b30                            (0x2b30)
#define IC2_INTR_STAT_0x2b2c                            (0x2b2c)
#define IC2_RX_TL_0x2b38                                (0x2b38)
#define IC2_TX_TL_0x2b3c                                (0x2b3c)
#define IC2_CLR_INTR_0x2b40                             (0x2b40)
#define IC2_CLR_RX_UNDER_0x2b44                         (0x2b44)
#define IC2_CLR_RX_OVER_0x2b48                          (0x2b48)
#define IC2_CLR_TX_OVER_0x2b4c                          (0x2b4c)
#define IC2_CLR_RD_REQ_0x2b50                           (0x2b50)
#define IC2_CLR_TX_ABRT_0x2b54                          (0x2b54)
#define IC2_CLR_RX_DONE_0x2b58                          (0x2b58)
#define IC2_CLR_ACTIVITY_0x2b5c                         (0x2b5c)
#define IC2_CLR_STOP_DET_0x2b60                         (0x2b60)
#define IC2_CLR_START_DET_0x2b64                        (0x2b64)
#define IC2_CLR_GEN_CALL_0x2b68                         (0x2b68)
#define IC2_ENABLE_0x2b6c                               (0x2b6c)
#define IC2_STATUS_0x2b70                               (0x2b70)
#define IC2_TXFLR_0x2b74                                (0x2b74)
#define IC2_RXFLR_0x2b78                                (0x2b78)
#define IC2_TX_ABRT_SOURCE_0x2b80                       (0x2b80)
#define IC2_DMA_CR_0x2b88                               (0x2b88)
#define IC2_DMA_TDLR_0x2b8c                             (0x2b8c)
#define IC2_DMA_RDLR_0x2b90                             (0x2b90)
#define IC2_COMP_PARAM_1_0x2bf4                         (0x2bf4)
#define IC2_COMP_VERSION_0x2bf8                         (0x2bf8)
#define IC2_COMP_TYPE_0x2bfc                            (0x2bfc)


//   RTD2668-DesignSpec-peri_IO_mis_gpio_pwm
#define UMSK_ISR_0x2500                                 (0x2500)
#define ISR_0x2504                                      (0x2504)
#define DBG_0x2508                                      (0x2508)
#define UMSK_ISR_GPA_0x250c                             (0x250c)
#define UMSK_ISR_GPDA_0x2510                            (0x2510)
#define DUMMY_0x2514                                    (0x2514)
#define DUMMY1_0x2518                                   (0x2518)
#define UMSK_ISR_GP1A_0x251c                            (0x251c)
#define UMSK_ISR_GP1DA_0x2520                           (0x2520)
#define GPDIR_0x2580                                    (0x2580)
#define GPDATO_0x2584                                   (0x2584)
#define GPDATI_0x2588                                   (0x2588)
#define GPDP_0x2590                                     (0x2590)
#define GPDEB_0x2594                                    (0x2594)
#define GPIO_38_32A_0x2598                              (0x2598)
#define GPIO_38_32B_0x259c                              (0x259c)
#define GPIE0_A_0x25a0                                  (0x25a0)
#define GPIE1_A_0x25a4                                  (0x25a4)
#define GPIE0_DA_0x25a8                                 (0x25a8)
#define GPIE1_DA_0x25ac                                 (0x25ac)
#define PWM03_OCD_0x2800                                (0x2800)
#define PWM45_OCD_0x2804                                (0x2804)
#define PWM03_CD_0x2808                                 (0x2808)
#define PWM45_CD_0x280c                                 (0x280c)
#define PWM_CSD_0x2810                                  (0x2810)


//   RTD2668-DesignSpec-SPI Flash
#define COMMON_INST_EN_0xff60                           (0xff60)
#define COMMON_OP_CODE_0xff61                           (0xff61)
#define WREN_OP_CODE_0xff62                             (0xff62)
#define EWSR_OP_CODE_0xff63                             (0xff63)
#define FLASH_PROG_ISP0_0xff64                          (0xff64)
#define FLASH_PROG_ISP1_0xff65                          (0xff65)
#define FLASH_PROG_ISP2_0xff66                          (0xff66)
#define COMMON_INST_READ_PORT0_0xff67                   (0xff67)
#define COMMON_INST_READ_PORT1_0xff68                   (0xff68)
#define COMMON_INST_READ_PORT2_0xff69                   (0xff69)
#define READ_OP_CODE_0xff6a                             (0xff6a)
#define FAST_READ_OP_CODE_0xff6b                        (0xff6b)
#define READ_INSTRUCTION_0xff6c                         (0xff6c)
#define PROGRAM_OP_CODE_0xff6d                          (0xff6d)
#define READ_STATUS_REGISTER_OP_CODE_0xff6e             (0xff6e)
#define PROGRAM_INSTRUCTION_0xff6f                      (0xff6f)
#define PROGRAM_DATA_PORT_0xff70                        (0xff70)
#define PROGRAM_LENGTH_0xff71                           (0xff71)
#define CRC_END_ADDR0_0xff72                            (0xff72)
#define CRC_END_ADDR1_0xff73                            (0xff73)
#define CRC_END_ADDR2_0xff74                            (0xff74)
#define CRC_RESULT_0xff75                               (0xff75)
#define CEN_CTRL_0xff76                                 (0xff76)
#define MCU_CONTROL_0xffed                              (0xffed)


//   RTD2668-DesignSpec-System
#define PLL_DISP_0_0x2f00                               (0x2f00)
#define PLL_DISP_1_0x2f04                               (0x2f04)
#define DCLKSS_0x2f08                                   (0x2f08)
#define IFS_CTRL_0_0x2f10                               (0x2f10)
#define IFS_CTRL_1_0x2f14                               (0x2f14)
#define IFS_DEBUG_0x2f18                                (0x2f18)
#define FSYNC_GENERAL_0_0x2f20                          (0x2f20)
#define FSYNC_GENERAL_1_0x2f24                          (0x2f24)


//   RTD2668-DesignSpec-UI OSD
#define UIOSD_OSD_ADDR_MSB_0x0090                       (0x0090)
#define UIOSD_OSD_ADDR_LSB_0x0091                       (0x0091)
#define UIOSD_OSD_DATA_PORT_0x0092                      (0x0092)
#define UIOSD_OSD_SCRAMBLE_0x0093                       (0x0093)
#define UIOSD_OSD_TEST_0x0094                           (0x0094)


//   RTD2668-DesignSpec-VBI
#define VBIPPR_CTRL_REG_0x4000                          (0x4000)
#define VBIPPR_VBIINT_ST_REG_0x4004                     (0x4004)
#define VBIPPR_INT_ST_REG_0x4008                        (0x4008)
#define VBIPPR_INT_EN_REG_0x400c                        (0x400c)
#define VBIPPR_INT_DIS_REG_0x4010                       (0x4010)
#define VBIPPR_DATA_ACQU_ST_REG_0x4014                  (0x4014)
#define VBIPPR_DATA_RX_CMP_EN_REG_0x4018                (0x4018)
#define VBIPPR_DATA_RX_CMP_DIS_REG_0x401c               (0x401c)
#define VBIPPR_DATA_RX_USED_REG_0x4020                  (0x4020)
#define VBIPPR_DATA_RX_USED_CLR_REG_0x4024              (0x4024)
#define VBIPPR_DATA_RX_CFLIT_REG_0x4028                 (0x4028)
#define VBIPPR_CC_NCODE_DISCARD_REG_0x402c              (0x402c)
#define VBIPPR_CC_REG_0x4030                            (0x4030)
#define VBIPPR_WSS_REG_0x4034                           (0x4034)
#define VBIPPR_CGMS_REG_0x4038                          (0x4038)
#define VBIPPR_PKT_RX_CNT_REG_0x403c                    (0x403c)
#define VBIPPR_PKT_ERR_CNT_REG_0x4040                   (0x4040)
#define VBIPPR_VPS_B0B3_REG_0x4044                      (0x4044)
#define VBIPPR_VPS_B4B7_REG_0x4048                      (0x4048)
#define VBIPPR_VPS_B8B11_REG_0x404c                     (0x404c)
#define VBIPPR_VPS_B12_REG_0x4050                       (0x4050)
#define VBIPPR_830F1_B0B3_REG_0x4054                    (0x4054)
#define VBIPPR_830F1_B4B7_REG_0x4058                    (0x4058)
#define VBIPPR_830F1_B7_REG_0x405c                      (0x405c)
#define VBIPPR_830F1_B8B11_REG_0x4060                   (0x4060)
#define VBIPPR_830F1_B12B15_REG_0x4064                  (0x4064)
#define VBIPPR_830F1_B16B19_REG_0x4068                  (0x4068)
#define VBIPPR_830F1_B20B23_REG_0x406c                  (0x406c)
#define VBIPPR_830F1_B24B27_REG_0x4070                  (0x4070)
#define VBIPPR_830F1_B28B31_REG_0x4074                  (0x4074)
#define VBIPPR_830F1_B32B35_REG_0x4078                  (0x4078)
#define VBIPPR_830F1_B36B39_REG_0x407c                  (0x407c)
#define VBIPPR_830F2_B0B3_REG_0x4080                    (0x4080)
#define VBIPPR_830F2_B4B6_REG_0x4084                    (0x4084)
#define VBIPPR_830F2_B7_REG_0x4088                      (0x4088)
#define VBIPPR_830F2_B8B11_REG_0x408c                   (0x408c)
#define VBIPPR_830F2_B12B15_REG_0x4090                  (0x4090)
#define VBIPPR_830F2_B16B19_REG_0x4094                  (0x4094)
#define VBIPPR_830F2_B20B23_REG_0x4098                  (0x4098)
#define VBIPPR_830F2_B24B27_REG_0x409c                  (0x409c)
#define VBIPPR_830F2_B28B31_REG_0x40a0                  (0x40a0)
#define VBIPPR_830F2_B32B35_REG_0x40a4                  (0x40a4)
#define VBIPPR_830F2_B36B39_REG_0x40a8                  (0x40a8)
#define VBIPPR_BFILTER_CTRL_REG_0x40ac                  (0x40ac)
#define VBIPPR_LVLD_TOP_REG_0x42e0                      (0x42e0)
#define VBIPPR_LVLD_BTM_REG_0x42e4                      (0x42e4)
#define VBIPPR_FB_IND_REG_0x40b0                        (0x40b0)
#define VBIPPR_PCACHE_BADDR_REG_0x40b4                  (0x40b4)
#define VBIPPR_MAG1_DES_BADDR_REG_0x40b8                (0x40b8)
#define VBIPPR_MAG2_DES_BADDR_REG_0x40bc                (0x40bc)
#define VBIPPR_MAG3_DES_BADDR_REG_0x40c0                (0x40c0)
#define VBIPPR_MAG4_DES_BADDR_REG_0x40c4                (0x40c4)
#define VBIPPR_MAG5_DES_BADDR_REG_0x40c8                (0x40c8)
#define VBIPPR_MAG6_DES_BADDR_REG_0x40cc                (0x40cc)
#define VBIPPR_MAG7_DES_BADDR_REG_0x40d0                (0x40d0)
#define VBIPPR_MAG8_DES_BADDR_REG_0x40d4                (0x40d4)
#define VBIPPR_BPKT_DES_BADDR_REG_0x40d8                (0x40d8)
#define VBIPPR_PFE_ACTIVE_REG_0x40dc                    (0x40dc)
#define VBIPPR_PFE_NPROC_ADDR_REG_0x40e0                (0x40e0)
#define VBIPPR_PFE_CTRL_REG_0x40e4                      (0x40e4)
#define VBIPPR_MEMSAR_ADDR_REG_0x40e8                   (0x40e8)
#define VBIPPR_MEMSAR_CTRL_REG_0x40ec                   (0x40ec)
#define VBIPPR_MEMSET_ADDR_REG_0x40f0                   (0x40f0)
#define VBIPPR_MEMSET_CTRL_REG_0x40f4                   (0x40f4)
#define VBIPPR_MEMSET_VALUE_REG_0x40f8                  (0x40f8)
#define VBIPPR_BPKT_USED_REG_0x4100                     (0x4100)
#define VBIPPR_BPKT_CFLIT_REG_0x4104                    (0x4104)
#define VBIPPR_FB_PKT1_REG_0x4110                       (0x4110)
#define VBIPPR_FB_PKT2_REG_0x4114                       (0x4114)
#define VBIPPR_FB_PKT3_REG_0x4118                       (0x4118)
#define VBIPPR_FB_PKT4_REG_0x411c                       (0x411c)
#define VBIPPR_FB_PKT5_REG_0x4120                       (0x4120)
#define VBIPPR_FB_PKT6_REG_0x4124                       (0x4124)
#define VBIPPR_FB_PKT7_REG_0x4128                       (0x4128)
#define VBIPPR_FB_PKT8_REG_0x412c                       (0x412c)
#define VBIPPR_FB_PKT9_REG_0x4130                       (0x4130)
#define VBIPPR_FB_PKT10_REG_0x4134                      (0x4134)
#define VBIPPR_FB_PKT11_REG_0x4138                      (0x4138)
#define VBIPPR_FB_PKT12_REG_0x413c                      (0x413c)
#define VBIPPR_FB_PKT13_REG_0x4140                      (0x4140)
#define VBIPPR_FB_PKT14_REG_0x4144                      (0x4144)
#define VBIPPR_FB_PKT15_REG_0x4148                      (0x4148)
#define VBIPPR_FB_PKT16_REG_0x414c                      (0x414c)
#define VBIPPR_FB_PKT17_REG_0x4150                      (0x4150)
#define VBIPPR_FB_PKT18_REG_0x4154                      (0x4154)
#define VBIPPR_X0_WORD0_REG_0x4200                      (0x4200)
#define VBIPPR_X0_WORD1_REG_0x4204                      (0x4204)
#define VBIPPR_X0_WORD2_REG_0x4208                      (0x4208)
#define VBIPPR_X0_WORD3_REG_0x420c                      (0x420c)
#define VBIPPR_X0_WORD4_REG_0x4210                      (0x4210)
#define VBIPPR_X0_WORD5_REG_0x4214                      (0x4214)
#define VBIPPR_X0_WORD6_REG_0x4218                      (0x4218)
#define VBIPPR_X0_WORD7_REG_0x421c                      (0x421c)
#define VBIPPR_PG_MODE_REG_0x4300                       (0x4300)
#define VBIPPR_PG_LINE_ACT_REG_0x4304                   (0x4304)
#define VBIPPR_PGDATA_B1B4_REG_0x4308                   (0x4308)
#define VBIPPR_PGDATA_B5B8_REG_0x430c                   (0x430c)
#define VBIPPR_PGDATA_B9B12_REG_0x4310                  (0x4310)
#define VBIPPR_PGDATA_B13B16_REG_0x4314                 (0x4314)
#define VBIPPR_PGDATA_B17B20_REG_0x4318                 (0x4318)
#define VBIPPR_PGDATA_B21B24_REG_0x431c                 (0x431c)
#define VBIPPR_PGDATA_B25B28_REG_0x4320                 (0x4320)
#define VBIPPR_PGDATA_B29B32_REG_0x4324                 (0x4324)
#define VBIPPR_PGDATA_B33B36_REG_0x4328                 (0x4328)
#define VBIPPR_PGDATA_B37B40_REG_0x432c                 (0x432c)
#define VBIPPR_PGDATA_B41B44_REG_0x4330                 (0x4330)
#define VBIPPR_PGDATA_B45B47_REG_0x4334                 (0x4334)
#define VBIPPR_DEBUG_REG_0x4338                         (0x4338)
#define VBIPPR_DEBOUNCE_CTRL1_REG_0x433c                (0x433c)
#define VBIPPR_DEBOUNCE_CTRL2_REG_0x4340                (0x4340)
#define VBIPPR_DEBUG_STATE_MACHINE_REG1_0x4344          (0x4344)
#define VBIPPR_DEBUG_STATE_MACHINE_REG2_0x4348          (0x4348)
#define VBIFB_WORDX_REG_0_0x4400                        (0x4400)
#define VBIFB_WORDX_REG_1_0x4404                        (0x4404)
#define VBIFB_WORDX_REG_2_0x4408                        (0x4408)
#define VBIFB_WORDX_REG_3_0x440c                        (0x440c)
#define VBIFB_WORDX_REG_4_0x4410                        (0x4410)
#define VBIFB_WORDX_REG_5_0x4414                        (0x4414)
#define VBIFB_WORDX_REG_6_0x4418                        (0x4418)
#define VBIFB_WORDX_REG_7_0x441c                        (0x441c)
#define VBIFB_WORDX_REG_8_0x4420                        (0x4420)
#define VBIFB_WORDX_REG_9_0x4424                        (0x4424)
#define VBIFB_WORDX_REG_10_0x4428                       (0x4428)
#define VBIFB_WORDX_REG_11_0x442c                       (0x442c)
#define VBIFB_WORDX_REG_12_0x4430                       (0x4430)
#define VBIFB_WORDX_REG_13_0x4434                       (0x4434)
#define VBIFB_WORDX_REG_14_0x4438                       (0x4438)
#define VBIFB_WORDX_REG_15_0x443c                       (0x443c)
#define VBIFB_WORDX_REG_16_0x4440                       (0x4440)
#define VBIFB_WORDX_REG_17_0x4444                       (0x4444)
#define VBIFB_WORDX_REG_18_0x4448                       (0x4448)
#define VBIFB_WORDX_REG_19_0x444c                       (0x444c)
#define VBIFB_WORDX_REG_20_0x4450                       (0x4450)
#define VBIFB_WORDX_REG_21_0x4454                       (0x4454)
#define VBIFB_WORDX_REG_22_0x4458                       (0x4458)
#define VBIFB_WORDX_REG_23_0x445c                       (0x445c)
#define VBIFB_WORDX_REG_24_0x4460                       (0x4460)
#define VBIFB_WORDX_REG_25_0x4464                       (0x4464)
#define VBIFB_WORDX_REG_26_0x4468                       (0x4468)
#define VBIFB_WORDX_REG_27_0x446c                       (0x446c)
#define VBIFB_WORDX_REG_28_0x4470                       (0x4470)
#define VBIFB_WORDX_REG_29_0x4474                       (0x4474)
#define VBIFB_WORDX_REG_30_0x4478                       (0x4478)
#define VBIFB_WORDX_REG_31_0x447c                       (0x447c)
#define VBIFB_WORDX_REG_32_0x4480                       (0x4480)
#define VBIFB_WORDX_REG_33_0x4484                       (0x4484)
#define VBIFB_WORDX_REG_34_0x4488                       (0x4488)
#define VBIFB_WORDX_REG_35_0x448c                       (0x448c)
#define VBIFB_WORDX_REG_36_0x4490                       (0x4490)
#define VBIFB_WORDX_REG_37_0x4494                       (0x4494)
#define VBIFB_WORDX_REG_38_0x4498                       (0x4498)
#define VBIFB_WORDX_REG_39_0x449c                       (0x449c)
#define VBIFB_WORDX_REG_40_0x44a0                       (0x44a0)
#define VBIFB_WORDX_REG_41_0x44a4                       (0x44a4)
#define VBIFB_WORDX_REG_42_0x44a8                       (0x44a8)
#define VBIFB_WORDX_REG_43_0x44ac                       (0x44ac)
#define VBIFB_WORDX_REG_44_0x44b0                       (0x44b0)
#define VBIFB_WORDX_REG_45_0x44b4                       (0x44b4)
#define VBIFB_WORDX_REG_46_0x44b8                       (0x44b8)
#define VBIFB_WORDX_REG_47_0x44bc                       (0x44bc)
#define VBIFB_WORDX_REG_48_0x44c0                       (0x44c0)
#define VBIFB_WORDX_REG_49_0x44c4                       (0x44c4)
#define VBIFB_WORDX_REG_50_0x44c8                       (0x44c8)
#define VBIFB_WORDX_REG_51_0x44cc                       (0x44cc)
#define VBIFB_WORDX_REG_52_0x44d0                       (0x44d0)
#define VBIFB_WORDX_REG_53_0x44d4                       (0x44d4)
#define VBIFB_WORDX_REG_54_0x44d8                       (0x44d8)
#define VBIFB_WORDX_REG_55_0x44dc                       (0x44dc)
#define VBIFB_WORDX_REG_56_0x44e0                       (0x44e0)
#define VBIFB_WORDX_REG_57_0x44e4                       (0x44e4)
#define VBIFB_WORDX_REG_58_0x44e8                       (0x44e8)
#define VBIFB_WORDX_REG_59_0x44ec                       (0x44ec)
#define VBIFB_WORDX_REG_60_0x44f0                       (0x44f0)
#define VBIFB_WORDX_REG_61_0x44f4                       (0x44f4)
#define VBIFB_WORDX_REG_62_0x44f8                       (0x44f8)
#define VBIFB_WORDX_REG_63_0x44fc                       (0x44fc)
#define VBIFB_WORDX_REG_64_0x4500                       (0x4500)
#define VBIFB_WORDX_REG_65_0x4504                       (0x4504)
#define VBIFB_WORDX_REG_66_0x4508                       (0x4508)
#define VBIFB_WORDX_REG_67_0x450c                       (0x450c)
#define VBIFB_WORDX_REG_68_0x4510                       (0x4510)
#define VBIFB_WORDX_REG_69_0x4514                       (0x4514)
#define VBIFB_WORDX_REG_70_0x4518                       (0x4518)
#define VBIFB_WORDX_REG_71_0x451c                       (0x451c)
#define VBIFB_WORDX_REG_72_0x4520                       (0x4520)
#define VBIFB_WORDX_REG_73_0x4524                       (0x4524)
#define VBIFB_WORDX_REG_74_0x4528                       (0x4528)
#define VBIFB_WORDX_REG_75_0x452c                       (0x452c)
#define VBIFB_WORDX_REG_76_0x4530                       (0x4530)
#define VBIFB_WORDX_REG_77_0x4534                       (0x4534)
#define VBIFB_WORDX_REG_78_0x4538                       (0x4538)
#define VBIFB_WORDX_REG_79_0x453c                       (0x453c)
#define VBIFB_WORDX_REG_80_0x4540                       (0x4540)
#define VBIFB_WORDX_REG_81_0x4544                       (0x4544)
#define VBIFB_WORDX_REG_82_0x4548                       (0x4548)
#define VBIFB_WORDX_REG_83_0x454c                       (0x454c)
#define VBIFB_WORDX_REG_84_0x4550                       (0x4550)
#define VBIFB_WORDX_REG_85_0x4554                       (0x4554)
#define VBIFB_WORDX_REG_86_0x4558                       (0x4558)
#define VBIFB_WORDX_REG_87_0x455c                       (0x455c)
#define VBIFB_WORDX_REG_88_0x4560                       (0x4560)
#define VBIFB_WORDX_REG_89_0x4564                       (0x4564)
#define VBIFB_WORDX_REG_90_0x4568                       (0x4568)
#define VBIFB_WORDX_REG_91_0x456c                       (0x456c)
#define VBIFB_WORDX_REG_92_0x4570                       (0x4570)
#define VBIFB_WORDX_REG_93_0x4574                       (0x4574)
#define VBIFB_WORDX_REG_94_0x4578                       (0x4578)
#define VBIFB_WORDX_REG_95_0x457c                       (0x457c)
#define VBIFB_WORDX_REG_96_0x4580                       (0x4580)
#define VBIFB_WORDX_REG_97_0x4584                       (0x4584)
#define VBIFB_WORDX_REG_98_0x4588                       (0x4588)
#define VBIFB_WORDX_REG_99_0x458c                       (0x458c)
#define VBIFB_WORDX_REG_100_0x4590                      (0x4590)
#define VBIFB_WORDX_REG_101_0x4594                      (0x4594)
#define VBIFB_WORDX_REG_102_0x4598                      (0x4598)
#define VBIFB_WORDX_REG_103_0x459c                      (0x459c)
#define VBIFB_WORDX_REG_104_0x45a0                      (0x45a0)
#define VBIFB_WORDX_REG_105_0x45a4                      (0x45a4)
#define VBIFB_WORDX_REG_106_0x45a8                      (0x45a8)
#define VBIFB_WORDX_REG_107_0x45ac                      (0x45ac)
#define VBIFB_WORDX_REG_108_0x45b0                      (0x45b0)
#define VBIFB_WORDX_REG_109_0x45b4                      (0x45b4)
#define VBIFB_WORDX_REG_110_0x45b8                      (0x45b8)
#define VBIFB_WORDX_REG_111_0x45bc                      (0x45bc)
#define VBIFB_WORDX_REG_112_0x45c0                      (0x45c0)
#define VBIFB_WORDX_REG_113_0x45c4                      (0x45c4)
#define VBIFB_WORDX_REG_114_0x45c8                      (0x45c8)
#define VBIFB_WORDX_REG_115_0x45cc                      (0x45cc)
#define VBIFB_WORDX_REG_116_0x45d0                      (0x45d0)
#define VBIFB_WORDX_REG_117_0x45d4                      (0x45d4)
#define VBIFB_WORDX_REG_118_0x45d8                      (0x45d8)
#define VBIFB_WORDX_REG_119_0x45dc                      (0x45dc)
#define VBIFB_WORDX_REG_120_0x45e0                      (0x45e0)
#define VBIFB_WORDX_REG_121_0x45e4                      (0x45e4)
#define VBIFB_WORDX_REG_122_0x45e8                      (0x45e8)
#define VBIFB_WORDX_REG_123_0x45ec                      (0x45ec)
#define VBIFB_WORDX_REG_124_0x45f0                      (0x45f0)
#define VBIFB_WORDX_REG_125_0x45f4                      (0x45f4)
#define VBIFB_WORDX_REG_126_0x45f8                      (0x45f8)
#define VBIFB_WORDX_REG_127_0x45fc                      (0x45fc)
#define VBIFB_WORDX_REG_128_0x4600                      (0x4600)
#define VBIFB_WORDX_REG_129_0x4604                      (0x4604)
#define VBIFB_WORDX_REG_130_0x4608                      (0x4608)
#define VBIFB_WORDX_REG_131_0x460c                      (0x460c)
#define VBIFB_WORDX_REG_132_0x4610                      (0x4610)
#define VBIFB_WORDX_REG_133_0x4614                      (0x4614)
#define VBIFB_WORDX_REG_134_0x4618                      (0x4618)
#define VBIFB_WORDX_REG_135_0x461c                      (0x461c)
#define VBIFB_WORDX_REG_136_0x4620                      (0x4620)
#define VBIFB_WORDX_REG_137_0x4624                      (0x4624)
#define VBIFB_WORDX_REG_138_0x4628                      (0x4628)
#define VBIFB_WORDX_REG_139_0x462c                      (0x462c)
#define VBIFB_WORDX_REG_140_0x4630                      (0x4630)
#define VBIFB_WORDX_REG_141_0x4634                      (0x4634)
#define VBIFB_WORDX_REG_142_0x4638                      (0x4638)
#define VBIFB_WORDX_REG_143_0x463c                      (0x463c)
#define VBIFB_WORDX_REG_144_0x4640                      (0x4640)
#define VBIFB_WORDX_REG_145_0x4644                      (0x4644)
#define VBIFB_WORDX_REG_146_0x4648                      (0x4648)
#define VBIFB_WORDX_REG_147_0x464c                      (0x464c)
#define VBIFB_WORDX_REG_148_0x4650                      (0x4650)
#define VBIFB_WORDX_REG_149_0x4654                      (0x4654)
#define VBIFB_WORDX_REG_150_0x4658                      (0x4658)
#define VBIFB_WORDX_REG_151_0x465c                      (0x465c)
#define VBIFB_WORDX_REG_152_0x4660                      (0x4660)
#define VBIFB_WORDX_REG_153_0x4664                      (0x4664)
#define VBIFB_WORDX_REG_154_0x4668                      (0x4668)
#define VBIFB_WORDX_REG_155_0x466c                      (0x466c)
#define VBIFB_WORDX_REG_156_0x4670                      (0x4670)
#define VBIFB_WORDX_REG_157_0x4674                      (0x4674)
#define VBIFB_WORDX_REG_158_0x4678                      (0x4678)
#define VBIFB_WORDX_REG_159_0x467c                      (0x467c)
#define VBIFB_WORDX_REG_160_0x4680                      (0x4680)
#define VBIFB_WORDX_REG_161_0x4684                      (0x4684)
#define VBIFB_WORDX_REG_162_0x4688                      (0x4688)
#define VBIFB_WORDX_REG_163_0x468c                      (0x468c)
#define VBIFB_WORDX_REG_164_0x4690                      (0x4690)
#define VBIFB_WORDX_REG_165_0x4694                      (0x4694)
#define VBIFB_WORDX_REG_166_0x4698                      (0x4698)
#define VBIFB_WORDX_REG_167_0x469c                      (0x469c)
#define VBIFB_WORDX_REG_168_0x46a0                      (0x46a0)
#define VBIFB_WORDX_REG_169_0x46a4                      (0x46a4)
#define VBIFB_WORDX_REG_170_0x46a8                      (0x46a8)
#define VBIFB_WORDX_REG_171_0x46ac                      (0x46ac)
#define VBIFB_WORDX_REG_172_0x46b0                      (0x46b0)
#define VBIFB_WORDX_REG_173_0x46b4                      (0x46b4)
#define VBIFB_WORDX_REG_174_0x46b8                      (0x46b8)
#define VBIFB_WORDX_REG_175_0x46bc                      (0x46bc)
#define VBIFB_WORDX_REG_176_0x46c0                      (0x46c0)
#define VBIFB_WORDX_REG_177_0x46c4                      (0x46c4)
#define VBIFB_WORDX_REG_178_0x46c8                      (0x46c8)
#define VBIFB_WORDX_REG_179_0x46cc                      (0x46cc)
#define VBIVTE_INT_ST_REG_0x4700                        (0x4700)
#define VBIVTE_INT_EN_REG_0x4704                        (0x4704)
#define VBIVTE_INT_DIS_REG_0x4708                       (0x4708)
#define VBIVTE_CD_SADDR_REG_0x4720                      (0x4720)
#define VBIVTE_CD_DADDR_REG_0x4724                      (0x4724)
#define VBIVTE_CD_CTRL_REG_0x4728                       (0x4728)
#define VBIVTE_CD_ERR_RVALUE_REG_0x472c                 (0x472c)
#define VBIVTE_DEBG_REET_REG_0x4730                     (0x4730)
#define VBIOSD_CTRL1_REG_0x4800                         (0x4800)
#define VBIOSD_CTRL2_REG_0x4804                         (0x4804)
#define VBIOSD_CTRL3_REG_0x4808                         (0x4808)
#define VBIOSD_CTRL4_REG_0x480c                         (0x480c)
#define VBIOSD_CTRL5_REG_0x4810                         (0x4810)
#define VBIOSD_CSBMPST_REG_0x4814                       (0x4814)
#define VBIOSD_ATTST1_REG_0x4818                        (0x4818)
#define VBIOSD_ATTST2_REG_0x481c                        (0x481c)
#define VBIOSD_UPDATE_REG_0x4820                        (0x4820)
#define VBIOSD_INTERRUPT_REG_0x4824                     (0x4824)
#define VBIOSD_CC_INDEX_OFFSET_REG_0x4828               (0x4828)
#define VBIOSD_CRC_REG_0x482c                           (0x482c)
#define VBIOSD_P1_CTRL_REG_0x4830                       (0x4830)
#define VBIOSD_P1_PARA1_REG_0x4834                      (0x4834)
#define VBIOSD_P1_PARA2_REG_0x4838                      (0x4838)
#define VBIOSD_P1_PARA3_REG_0x483c                      (0x483c)
#define VBIOSD_P1_PARA4_REG_0x4840                      (0x4840)
#define VBIOSD_P1_PARA5_REG_0x4844                      (0x4844)
#define VBIOSD_P1_PARA6_REG_0x4848                      (0x4848)
#define VBIOSD_P1_PARA7_REG_0x484c                      (0x484c)
#define VBIOSD_P1PNUM_CTRL_REG_0x4850                   (0x4850)
#define VBIOSD_P1PNUM_CINDEX1_REG_0x4854                (0x4854)
#define VBIOSD_P1PNUM_CINDEX2_REG_0x4858                (0x4858)
#define VBIOSD_P1CSOR_CTRL1_REG_0x485c                  (0x485c)
#define VBIOSD_P1CSOR_CTRL2_REG_0x4860                  (0x4860)
#define VBIOSD_P1MSG_CTRL1_REG_0x4864                   (0x4864)
#define VBIOSD_P1MSG_CTRL2_REG_0x4868                   (0x4868)
#define VBIOSD_P1MSG_CINDEX1_REG_0x486c                 (0x486c)
#define VBIOSD_P1MSG_CINDEX2_REG_0x4870                 (0x4870)
#define VBIOSD_P1MSG_CINDEX3_REG_0x4874                 (0x4874)
#define VBIOSD_P1SCROLL_CTRL1_REG_0x4878                (0x4878)
#define VBIOSD_P1SCROLL_CTRL2_REG_0x487c                (0x487c)
#define VBIOSD_ITG1_REG_0x48e0                          (0x48e0)
#define VBIOSD_ITG2_REG_0x48e4                          (0x48e4)
#define VBIOSD_ITG3_REG_0x48e8                          (0x48e8)
#define VBIOSD_P1_TC_INIT_REG_0x48f0                    (0x48f0)
#define VBIOSD_CLUT0_ENTRY0_REG_0x4900                  (0x4900)
#define VBIOSD_CLUT0_ENTRY1_REG_0x4904                  (0x4904)
#define VBIOSD_CLUT0_ENTRY2_REG_0x4908                  (0x4908)
#define VBIOSD_CLUT0_ENTRY3_REG_0x490c                  (0x490c)
#define VBIOSD_CLUT0_ENTRY4_REG_0x4910                  (0x4910)
#define VBIOSD_CLUT0_ENTRY5_REG_0x4914                  (0x4914)
#define VBIOSD_CLUT0_ENTRY6_REG_0x4918                  (0x4918)
#define VBIOSD_CLUT0_ENTRY7_REG_0x491c                  (0x491c)
#define VBIOSD_COEF0_REG_0x49c0                         (0x49c0)
#define VBIOSD_COEF1_REG_0x49c4                         (0x49c4)
#define VBIOSD_COEF2_REG_0x49c8                         (0x49c8)
#define VBIOSD_COEF3_REG_0x49cc                         (0x49cc)
#define VBIOSD_COEF4_REG_0x49d0                         (0x49d0)
#define VBIOSD_COEF5_REG_0x49d4                         (0x49d4)
#define VBIOSD_COEF6_REG_0x49d8                         (0x49d8)
#define VBIOSD_DM_MSB00_REG_0x49e0                      (0x49e0)
#define VBIOSD_DM_MSB01_REG_0x49e4                      (0x49e4)
#define VBIOSD_DM_MSB02_REG_0x49e8                      (0x49e8)
#define VBIOSD_DM_MSB03_REG_0x49ec                      (0x49ec)
#define VBIOSD_DM_MSB04_REG_0x49f0                      (0x49f0)
#define VBIOSD_DM_MSB05_REG_0x49f4                      (0x49f4)
#define VBIOSD_DM_MSB06_REG_0x49f8                      (0x49f8)
#define VBIOSD_DM_MSB07_REG_0x49fc                      (0x49fc)
#define VBIOSD_DM_MSB08_REG_0x4a00                      (0x4a00)
#define VBIOSD_DM_MSB09_REG_0x4a04                      (0x4a04)
#define VBIOSD_DM_MSB10_REG_0x4a08                      (0x4a08)
#define VBIOSD_DM_MSB11_REG_0x4a0c                      (0x4a0c)
#define VBIOSD_DM_MSB12_REG_0x4a10                      (0x4a10)
#define VBIOSD_DM_MSB13_REG_0x4a14                      (0x4a14)
#define VBIOSD_DM_MSB14_REG_0x4a18                      (0x4a18)
#define VBIOSD_DM_MSB15_REG_0x4a1c                      (0x4a1c)
#define VBIOSD_DM_LSB0_REG_0x4a20                       (0x4a20)
#define VBIOSD_DM_LSB1_REG_0x4a24                       (0x4a24)
#define VBIOSD_DMA_INTR_REG_0x4a48                      (0x4a48)
#define VBIOSD_DMA_INTR_REG_0x4a4c                      (0x4a4c)
#define FMSYNC_CTRL1_REG_0x4a50                         (0x4a50)
#define FMSYNC_CTRL2_REG_0x4a54                         (0x4a54)
#define FMSYNC_CTRL3_REG_0x4a58                         (0x4a58)
#define VBI_SRAM_BIST_REG_0x4a60                        (0x4a60)
#define VBIOSD_P1_MSG_CHARCTRL1_REG_0x4a64              (0x4a64)
#define VBIOSD_P1_MSG_CHARCTRL2_REG_0x4a68              (0x4a68)
#define VBIOSD_P1_MSG_CHARCTRL3_REG_0x4a6c              (0x4a6c)
#define VBIOSDMXR_CTRL_REG_0x4734                       (0x4734)


//   RTD2668-DesignSpec-VBISLICER
#define VBISL00X1803_0800_0x5800       (0x5800)
#define TT_VBI_CC_CTRL00X1803_0804_0x5804 (0x5804)
#define TT_VBI_CC_CTRL10X1803_0808_0x5808 (0x5808)
#define TT_VBI_CC_CTRL20X1803_080C_0x580c (0x580c)
#define VBI_VOUNT_SHIFT0X1803_0820_0x5820 (0x5820)
#define CGMS_C00X1803_0900_0x5900 (0x5900)
#define CGMS_C10X1803_0904_0x5904 (0x5904)
#define CGMS_C20X1803_0908_0x5908 (0x5908)
#define CGMS_C30X1803_090C_0x590c (0x590c)
#define CGMS_C40X1803_0910_0x5910 (0x5910)
#define CGMS_C50X1803_0914_0x5914 (0x5914)
#define TT_VBI_TT_DATA0X1803_0918_0x5918 (0x5918)
#define TT_VBI_TT_DATA0X1803_091C_0x591c (0x591c)
#define TT_VBI_TT_DATA0X1803_0920_0x5920 (0x5920)
#define TT_VBI_TT_DATA0X1803_0924_0x5924 (0x5924)
#define TT_VBI_TT_DATA0X1803_0928_0x5928 (0x5928)
#define TT_VBI_TT_DATA0X1803_092C_0x592c (0x592c)
#define TT_VBI_TT_DATA0X1803_0930_0x5930 (0x5930)
#define TT_VBI_TT_DATA0X1803_0934_0x5934 (0x5934)
#define TT_VBI_TT_DATA0X1803_0938_0x5938 (0x5938)
#define TT_VBI_TT_DATA0X1803_093C_0x593c (0x593c)
#define TT_VBI_TT_DATA0X1803_0940_0x5940 (0x5940)
#define TT_VBI_CONTROL_REGISTER0X1803_0A00_0x5a00 (0x5a00)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_5_80X1803_0A04_0x5a04 (0x5a04)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_9_120X1803_0A08_0x5a08 (0x5a08)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_13_160X1803_0A0C_0x5a0c (0x5a0c)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_17_200X1803_0A10_0x5a10 (0x5a10)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_21_240X1803_0A14_0x5a14 (0x5a14)
#define TT_VBI_DATA_TYPE_CONFIG_REG_FOR_LINE_25_260X1803_0A18_0x5a18 (0x5a18)
#define TT_VBI_LOOP_FILTER_I_GAIN_REGISTER0X1803_0A1C_0x5a1c (0x5a1c)
#define TT_VBI_DTO_REGISTER10X1803_0A20_0x5a20 (0x5a20)
#define TT_VBI_DTO_REGISTER20X1803_0A24_0x5a24 (0x5a24)
#define TT_VBI_DTO_FRAME_START0X1803_0A28_0x5a28 (0x5a28)
#define TT_VBI_CCWSS_DATA0X1803_0A2C_0x5a2c (0x5a2c)
#define TT_VBI_DATA_STATUS0X1803_0A30_0x5a30 (0x5a30)
#define TT_VBI_START0X1803_0A3C_0x5a3c (0x5a3c)
#define TT_VPS_DATA30X1803_0A40_0x5a40 (0x5a40)
#define TT_VPS_DATA20X1803_0A44_0x5a44 (0x5a44)
#define TT_VPS_DATA10X1803_0A48_0x5a48 (0x5a48)
#define TT_VPS_DATA00X1803_0A4C_0x5a4c (0x5a4c)
#define TT_VBI_NOISY_CTRL10X1803_0A60_0x5a60 (0x5a60)
#define TT_VBI_NOISY_CTRL20X1803_0A64_0x5a64 (0x5a64)
#define TT_VBI_NOISY_CTRL30X1803_0A68_0x5a68 (0x5a68)
#define TT_VBI_CO_CH_CTRL0X1803_0A6C_0x5a6c (0x5a6c)
#define TT_VBI_CLAMPAGC_CTRL0X1803_0A70_0x5a70 (0x5a70)
#define TT_VBI_NOISY_CTRL40X1803_0A74_0x5a74 (0x5a74)
#define TT_VBI_PATTERN_SEL0X1803_0A78_0x5a78 (0x5a78)
#define TT_VBI_PATTERN_SEL10X1803_0A7C_0x5a7c (0x5a7c)
#define TT_VBI_PATTERN_SEL20X1803_0A80_0x5a80 (0x5a80)
#define TT_VBI_PATTERN_SEL30X1803_0A84_0x5a84 (0x5a84)
#define TT_VBI_NOISY_CTRL40X1803_0A88_0x5a88 (0x5a88)
#define TT_VBI_NOISY_CTRL50X1803_0A8C_0x5a8c (0x5a8c)
#define TT_VBI_NOISY_CTRL60X1803_0A90_0x5a90 (0x5a90)
#define TT_VBI_STATUS10X1803_0A94_0x5a94 (0x5a94)
#define TT_VBI_STATUS20X1803_0A98_0x5a98 (0x5a98)
#define TT_VBI_STATUS30X1803_0A9C_0x5a9c (0x5a9c)
#define TT_VBI_STATUS40X1803_0AA0_0x5aa0 (0x5aa0)
#define VBI_DEBUG_MODE0X1803_0BC0_0x5bc0 (0x5bc0)
#define VBI_FPGA_TEST10X1803_0BC4_0x5bc4 (0x5bc4)
#define VBI_FPGA_TEST20X1803_0BC8_0x5bc8 (0x5bc8)
#define VBI_FPGA_TEST30X1803_0BCC_0x5bcc (0x5bcc)
#define VBI_FPGA_TEST40X1803_0BD0_0x5bd0 (0x5bd0)
#define VBI_FPGA_TEST50X1803_0BD4_0x5bd4 (0x5bd4)
#define VBI_FPGA_TEST60X1803_0BD8_0x5bd8 (0x5bd8)
#define VBI_FPGA_TEST70X1803_0BDC_0x5bdc (0x5bdc)
#define VBI_FPGA_TEST80X1803_0BE0_0x5be0 (0x5be0)


//   RTD2668-DesignSpec-VideoDecoder
#define VDC_VIDEO_CONTROL0_0x5000                           (0x5000)
#define VDC_VIDEO_CONTROL1_0x5004                           (0x5004)
#define VDC_VIDEO_STATUS_REG1_0x5008                        (0x5008)
#define VDC_VIDEO_STATUS_REG2_0x500c                        (0x500c)
#define VDC_VIDEO_STATUS_REG3_0x5010                        (0x5010)
#define VDC_NOISE_THRESHOLD_0x5014                          (0x5014)
#define VDC_INOUT_CTRL_0x5018                               (0x5018)
#define VDC_AVOUT_FIFO_STATUS_0x501c                        (0x501c)
#define VDC_LUMA_CONTRAST_ADJ_0x5020                        (0x5020)
#define VDC_LUMA_BRIGHTNESS_ADJ_0x5024                      (0x5024)
#define VDC_CHROMA_SATURATION_ADJ_0x5028                    (0x5028)
#define VDC_CHROMA_HUE_PHASE_ADJ_0x502c                     (0x502c)
#define VDC_BLUE_SCREEN_Y_0x5030                            (0x5030)
#define VDC_BLUE_SCREEN_CB_0x5034                           (0x5034)
#define VDC_BLUE_SCREEN_CR_0x5038                           (0x5038)
#define VDC_OUTPUT_CONTROL_0x503c                           (0x503c)
#define VDC_AGC_PEAK_NOMINAL_0x5040                         (0x5040)
#define VDC_AGC_PEAK_AND_GATE_CTRL_0x5044                   (0x5044)
#define VDC_AGC_PEAK_CTRL_0x5048                            (0x5048)
#define VDC_VIDEO_CONTROL2_0x504c                           (0x504c)
#define VDC_LUMA_AGC_VALUE_0x5050                           (0x5050)
#define VDC_AGC_GATE_START_M_0x5054                         (0x5054)
#define VDC_AGC_GATE_START_L_0x5058                         (0x5058)
#define VDC_AGC_GATE_WIDTH_0x505c                           (0x505c)
#define VDC_AGC_BP_DELAY_0x5060                             (0x5060)
#define VDC_CLAMPAGC_COMPLUMA_NEW_THRESHOLD2_0x5064         (0x5064)
#define VDC_CLAMPAGC_COMPLUMA_NEW_THRESHOLD1_0x5068         (0x5068)
#define VDC_CLAMPAGC_COMPLUMA_NEW_CONTROL_0x506c            (0x506c)
#define VDC_VSYNC_AGC_MIN_0x5070                            (0x5070)
#define VDC_VSYNC_AGC_LOCKOUT_END_0x5074                    (0x5074)
#define VDC_CHIP_VER1_0x5078                                (0x5078)
#define VDC_CHIP_VER2_0x507c                                (0x507c)
#define VDC_CHARGE_PUMP_DELAY_CONTROL_0x5080                (0x5080)
#define VDC_CHARGE_PUMP_ADJUSTMENT_0x5084                   (0x5084)
#define VDC_CHARGE_PUMP_DELAY_0x5088                        (0x5088)
#define VDC_AGC_GATE_TH_SWAP_0x508c                         (0x508c)
#define VDC_CHROMA_AGC_0x5090                               (0x5090)
#define VDC_CHROMA_KILL_0x5094                              (0x5094)
#define VDC_CHROMA_LOCK_CONFIG_0x5098                       (0x5098)
#define VDC_CHROMA_LOOPFILTER_GAIN_0x509c                   (0x509c)
#define VDC_CHROMA_LOOPFILTER_STATE_0x50a0                  (0x50a0)
#define VDC_CHROMA_AUTOPOS_0x50a4                           (0x50a4)
#define VDC_CKILL_LB_SEL_0x50a8                             (0x50a8)
#define VDC_LOCK_COUNT_0x50ac                               (0x50ac)
#define VDC_H_LOOP_MAXSTATE_0x50b0                          (0x50b0)
#define VDC_CLAMPAGC_CTRL0_0x50b4                           (0x50b4)
#define VDC_CLAMPAGC_NEW_SYNC_START_0x50b8                  (0x50b8)
#define VDC_CLAMPAGC_NEW_SYNC_END_0x50bc                    (0x50bc)
#define VDC_CLAMPAGC_NEW_BACKPORCH_START_0x50c0             (0x50c0)
#define VDC_CLAMPAGC_NEW_BACKPORCH_END_0x50c4               (0x50c4)
#define VDC_HDETECT_PHASE_SEL_0x50c8                        (0x50c8)
#define VDC_HDETECT_COUNTER_TIP_START_0x50cc                (0x50cc)
#define VDC_HDETECT_COUNTER_TIP_END_0x50d0                  (0x50d0)
#define VDC_HDETECT_COUNTER_BACKPORCH_START_0x50d4          (0x50d4)
#define VDC_HDETECT_COUNTER_BACKPORCH_END_0x50d8            (0x50d8)
#define VDC_HPLL_INTEGRAL_CTRL_0x50dc                       (0x50dc)
#define VDC_HDETECT_LOOPFILTER_SW_0x50e0                    (0x50e0)
#define VDC_HDETECT_LOOPFILTER_DCTRL_0x50e4                 (0x50e4)
#define VDC_HSYNC_DTO_INC4_0x50e8                           (0x50e8)
#define VDC_HSYNC_DTO_INC3_0x50ec                           (0x50ec)
#define VDC_HSYNC_DTO_INC2_0x50f0                           (0x50f0)
#define VDC_HSYNC_DTO_INC1_0x50f4                           (0x50f4)
#define VDC_ADC_LSB_CTRL_0x50f8                             (0x50f8)
#define VDC_CHROMA_DELAY_CTRL_0x50fc                        (0x50fc)
#define VDC_HSYNC_RISING_0x5100                             (0x5100)
#define VDC_HSYNC_PHASE_OFFSET_0x5104                       (0x5104)
#define VDC_HSYNC_GATE_START_0x5108                         (0x5108)
#define VDC_HSYNC_GATE_END_0x510c                           (0x510c)
#define VDC_HSYNC_TIP_START_0x5110                          (0x5110)
#define VDC_HSYNC_TIP_END_0x5114                            (0x5114)
#define VDC_HSYNC_RISING_START_0x5118                       (0x5118)
#define VDC_HSYNC_RISING_END_0x511c                         (0x511c)
#define VDC_BACKPROCH_START_0x5120                          (0x5120)
#define VDC_BACKPORCH_END_0x5124                            (0x5124)
#define VDC_HBLANK_START_0x5128                             (0x5128)
#define VDC_HBLANK_END_0x512c                               (0x512c)
#define VDC_BURST_GATE_START_0x5130                         (0x5130)
#define VDC_BURST_GATE_END_0x5134                           (0x5134)
#define VDC_HACTIVE_START_0x5138                            (0x5138)
#define VDC_HACTIVE_WIDTH_0x513c                            (0x513c)
#define VDC_VACTIVE_START_0x5140                            (0x5140)
#define VDC_VACTIVE_HEIGHT_0x5144                           (0x5144)
#define VDC_VSYNC_H_MIN_0x5148                              (0x5148)
#define VDC_VSYNC_H_MAX_0x514c                              (0x514c)
#define VDC_VSYNC_VBI_MIN_0x5150                            (0x5150)
#define VDC_VSYNC_VBI_LOCKOUT_END_0x5154                    (0x5154)
#define VDC_VSYNC_CNTL_0x5158                               (0x5158)
#define VDC_VSYNC_TIME_CONST_0x515c                         (0x515c)
#define VDC_VSYNC_TIME_CONST2_0x5160                        (0x5160)
#define VDC_VSYNC_TIME_CONST1_0x5164                        (0x5164)
#define VDC_SERRATION_TH_0x5168                             (0x5168)
#define VDC_NO_SIGNAL_DEC_0x516c                            (0x516c)
#define VDC_CHROMA_DTO_INC4_0x5170                          (0x5170)
#define VDC_CHROMA_DTO_INC3_0x5174                          (0x5174)
#define VDC_CHROMA_DTO_INC2_0x5178                          (0x5178)
#define VDC_CHROMA_DTO_INC1_0x517c                          (0x517c)
#define VDC_PALM_FLAG_COMPENSATION1_0x51b8                  (0x51b8)
#define VDC_PALM_FLAG_COMPENSATION2_0x51bc                  (0x51bc)
#define VDC_MANUAL_MODE_0x51c0                              (0x51c0)
#define VDC_MODE_DETECTION_STATUS_0x51c4                    (0x51c4)
#define VDC_STATISTIC_AND_DISABLE_MODE_0x51c8               (0x51c8)
#define VDC_PREFER_MODE_0x51cc                              (0x51cc)
#define VDC_STATE_MACHINE_FIX_MODE_0x51d0                   (0x51d0)
#define VDC_VD_BASIC_REGISTER_ENABLE_0x51d4                 (0x51d4)
#define VDC_AUTO_MODE_S_M_STATISTIC_0x51d8                  (0x51d8)
#define VDC_AUTO_MODE_TABLE1_0x51dc                         (0x51dc)
#define VDC_AUTO_MODE_TABLE2_0x51e0                         (0x51e0)
#define VDC_AUTO_MODE_TABLE3_0x51e4                         (0x51e4)
#define VDC_AUTO_MODE_TABLE4_0x51e8                         (0x51e8)
#define VDC_AUTO_MODE_TABLE5_0x51ec                         (0x51ec)
#define VDC_AUTO_MODE_TABLE6_0x51f0                         (0x51f0)
#define VDC_AUTO_MODE_TABLE7_0x51f4                         (0x51f4)
#define VDC_AUTO_MODE_TABLE8_0x51f8                         (0x51f8)
#define VDC_AUTO_MODE_TABLE9_0x51fc                         (0x51fc)
#define VDC_FLAG_625_COUNTER_0x5200                         (0x5200)
#define VDC_FLAG_443_COUNTER_0x5204                         (0x5204)
#define VDC_SECAM_FLAG_COUNTER_0x5208                       (0x5208)
#define VDC_PALM_FLAG_COUNTER_0x520c                        (0x520c)
#define VDC_BURST_VALID_COUNTER_0x5210                      (0x5210)
#define VDC_MIDPOINT_ADJ_0x5214                             (0x5214)
#define VDC_FREQ_FLAG_THRESHOLD_0x5218                      (0x5218)
#define VDC_FREQ_VALID_MAX_0x521c                           (0x521c)
#define VDC_FREQ_VALID_INNER_0x5220                         (0x5220)
#define VDC_FREQ_VALID_MIN_0x5224                           (0x5224)
#define VDC_SECAM_FLAG_COUNTER_MAX_0x5228                   (0x5228)
#define VDC_SECAM_FLAG_COUNTER_MIN_0x522c                   (0x522c)
#define VDC_PALM_FLAG_PHASE_ADJ_0x5230                      (0x5230)
#define VDC_BURST_LOWER_LIMIT_0x5234                        (0x5234)
#define VDC_BURST_MAG_CHOICE_0x5238                         (0x5238)
#define VDC_AVG_BURST_MAG_STATUS_0x523c                     (0x523c)
#define VDC_HDTO_INC_STATUS4_0x5240                         (0x5240)
#define VDC_HDTO_INC_STATUS3_0x5244                         (0x5244)
#define VDC_HDTO_INC_STATUS2_0x5248                         (0x5248)
#define VDC_HDTO_INC_STATUS1_0x524c                         (0x524c)
#define VDC_CDTO_INC_STATUS4_0x5250                         (0x5250)
#define VDC_CDTO_INC_STATUS3_0x5254                         (0x5254)
#define VDC_CDTO_INC_STATUS2_0x5258                         (0x5258)
#define VDC_CDTO_INC_STATUS1_0x525c                         (0x525c)
#define VDC_AGC_DGAIN_STATUS2_0x5260                        (0x5260)
#define VDC_AGC_DGAIN_STATUS1_0x5264                        (0x5264)
#define VDC_CMAG_STATUS_0x5268                              (0x5268)
#define VDC_CGAIN_STATUS2_0x526c                            (0x526c)
#define VDC_CGAIN_STATUS1_0x5270                            (0x5270)
#define VDC_CORDIC_FREQ_STATUS_0x5274                       (0x5274)
#define VDC_NOISE_STATUS_0x527c                             (0x527c)
#define VDC_YC_SEP_CONTROL_0x5280                           (0x5280)
#define VDC_BPF_BW_SEL_Y_0x5284                             (0x5284)
#define VDC_BPF_BW_SEL_C_0x5288                             (0x5288)
#define VDC_ADAP_BPF_C_TH1_0x528c                           (0x528c)
#define VDC_ADAP_BPF_C_TH2_0x5290                           (0x5290)
#define VDC_ADAP_BPF_C_TH3_0x5294                           (0x5294)
#define VDC_ADAP_BPF_C_TH4_0x5298                           (0x5298)
#define VDC_ADAP_BPF_Y_TH1_0x529c                           (0x529c)
#define VDC_ADAP_BPF_Y_TH2_0x52a0                           (0x52a0)
#define VDC_ADAP_BPF_Y_TH3_0x52a4                           (0x52a4)
#define VDC_YC_BW_CTRL_0x52a8                               (0x52a8)
#define VDC_DEBUG_2D_MODE_0x52ac                            (0x52ac)
#define VDC_BW_DETECTION_0x52b0                             (0x52b0)
#define VDC_BW_EDGE_THR_0x52b4                              (0x52b4)
#define VDC_BLEND_1D_THR_0x52b8                             (0x52b8)
#define VDC_BLEND_1D_BPF_SEL_0x52bc                         (0x52bc)
#define VDC_ALPHA_2D_MOD_ENABLE_0x52c0                      (0x52c0)
#define VDC_H2V_CORING_THR_0x52c4                           (0x52c4)
#define VDC_H2V_Y_NOISE_THR_0x52c8                          (0x52c8)
#define VDC_H2V_CVBS_NOISE_THR_0x52cc                       (0x52cc)
#define VDC_H2V_NOISE_MAX_HDY_0x52d0                        (0x52d0)
#define VDC_H2V_NOISE_Y_ADD_DC_0x52d4                       (0x52d4)
#define VDC_H2V_BLEND_RATIO_0x52d8                          (0x52d8)
#define VDC_COMB_FILTER_CONFIG_0x52dc                       (0x52dc)
#define VDC_COMB_FILTER_THRESHOLD1_0x52e0                   (0x52e0)
#define VDC_COMB_FILTER_THRESHOLD2_0x52e4                   (0x52e4)
#define VDC_COMB_FILTER_THRESHOLD3_0x52e8                   (0x52e8)
#define VDC_COMB_FILTER_THRESHOLD4_0x52ec                   (0x52ec)
#define VDC_Y_NR_CTRL_0x52f0                                (0x52f0)
#define VDC_Y_NR_THR_0x52f4                                 (0x52f4)
#define VDC_AD_SW_CTRL0_0x5300                              (0x5300)
#define VDC_AD_SW_CTRL1_0x5304                              (0x5304)
#define VDC_CLAMP_UPDN_EN_0x5308                            (0x5308)
#define VDC_CLAMP_SW_CTRL_0x530c                            (0x530c)
#define VDC_CLAMP_RGB_UPDN_EN_0x5310                        (0x5310)
#define VDC_FSW_CTRL0_0x5314                                (0x5314)
#define VDC_FSW_CTRL1_0x5318                                (0x5318)
#define VDC_FSW_CTRL2_0x531c                                (0x531c)
#define VDC_FSW_CTRL3_0x5320                                (0x5320)
#define VDC_LUMA_CONTRAST2_ADJ_0x5324                       (0x5324)
#define VDC_LUMA_BRIGHTNESS2_ADJ_0x5328                     (0x5328)
#define VDC_CHROMA_SATURATION2_ADJ_0x532c                   (0x532c)
#define VDC_CB_SAT_ADJ_0x5330                               (0x5330)
#define VDC_LUMA_PEAKING2_0x5334                            (0x5334)
#define VDC_FSW_GAIN_CTRL_0x5338                            (0x5338)
#define VDC_FSW_INPUT_STATUS_0x533c                         (0x533c)
#define VDC_SECAM_CTRL_0x5340                               (0x5340)
#define VDC_SECAM_DRFREQ_OFFSET_0x5344                      (0x5344)
#define VDC_SECAM_DBFREQ_OFFSET_0x5348                      (0x5348)
#define VDC_SECAM_HCOUNT_RESET_CTRL_0x534c                  (0x534c)
#define VDC_PHASE_DIFF_DR_RST_0x5350                        (0x5350)
#define VDC_PHASE_DIFF_DB_RST_0x5354                        (0x5354)
#define VDC_DRDB_GAIN_TABLE_CTRL_0x5358                     (0x5358)
#define VDC_Y_GAIN_TABLE_CTRL_0x535c                        (0x535c)
#define VDC_SECAM_GAIN_DLY_0x5360                           (0x5360)
#define VDC_SECAM_GAIN_TABLE_DEBUG_0x5364                   (0x5364)
#define VDC_SECAM_YADAP_MODE_0x5368                         (0x5368)
#define VDC_SECAM_YADAP_CTRL1_0x536c                        (0x536c)
#define VDC_SECAM_YADAP_CTRL2_0x5370                        (0x5370)
#define VDC_NEW_SECAM_HCOUNT_RESET_CTRL_0x5374              (0x5374)
#define VDC_NEW_SECAM_PHASE_DIFF_DR_0x5378                  (0x5378)
#define VDC_NEW_SECAM_PHASE_DIFF_DB_0x537c                  (0x537c)
#define VDC_NEW_SECAM_CDTO_INC4_0x5380                      (0x5380)
#define VDC_NEW_SECAM_CDTO_INC3_0x5384                      (0x5384)
#define VDC_NEW_SECAM_CDTO_INC2_0x5388                      (0x5388)
#define VDC_NEW_SECAM_CDTO_INC1_0x538c                      (0x538c)
#define VDC_FIFO_CTRL_0x5390                                (0x5390)
#define VDC_FIFO_STATUS_0x5394                              (0x5394)
#define VDC_I_GAIN_CONTROL_0x5398                           (0x5398)
#define VDC_MISC_CONTROL_0x539c                             (0x539c)
#define VDC_FIFO_DEPTH_MIN_STATUS_0x53a0                    (0x53a0)
#define VDC_FIFO_DEPTH_MAX_STATUS_0x53a4                    (0x53a4)
#define VDC_HSYNC_PULSE_START_0x53a8                        (0x53a8)
#define VDC_HSYNC_PULSE_WIDTH_0x53ac                        (0x53ac)
#define VDC_CHROMA_HRESAMPLER_CONTROL_0x53b0                (0x53b0)
#define VDC_PLL_DEBUG_CTRL1_0x53b4                          (0x53b4)
#define VDC_PLL_DEBUG_CTRL2_0x53b8                          (0x53b8)
#define VDC_DISP_FSYNC_CONTROL_0x53bc                       (0x53bc)
#define VDC_LDPAUSE_CTRL_0x53c0                             (0x53c0)
#define VDC_VCR_OPTION_0x53c4                               (0x53c4)
#define VDC_CENABLE_LINE_COUNT_0x53c8                       (0x53c8)
#define VDC_MEASURE_FIRST_V_HI_0x53cc                       (0x53cc)
#define VDC_MEASURE_FIRST_V_LOW_0x53d0                      (0x53d0)
#define VDC_MEASURE_SECOND_V_HI_0x53d4                      (0x53d4)
#define VDC_MEASURE_SECOND_V_LOW_0x53d8                     (0x53d8)
#define VDC_PORCH_HEIGHT_M_0x53dc                           (0x53dc)
#define VDC_PORCH_HEIGHT_L_0x53e0                           (0x53e0)
#define VDC_SIGNAL_STM_CONTROL_0x53e4                       (0x53e4)
#define VDC_CDETECT_PHASE_ERR_STATUS2_0x53e8                (0x53e8)
#define VDC_CDETECT_PHASE_ERR_STATUS1_0x53ec                (0x53ec)
#define VDC_VLINE_ADJ_CNT_A_0x53f4                          (0x53f4)
#define VDC_VLINE_ADJ_CNT_B_0x53f8                          (0x53f8)
#define VDC_TABLE_HACTIVE_WIDTH_0x53fc                      (0x53fc)
#define VDC_DEBUG_MUX_0x5400                                (0x5400)
#define VDC_VIDEO_DEBUG_ANALOG_0x5404                       (0x5404)
#define VDC_VIDEO_DEBUG_DIGITAL_0x5408                      (0x5408)
#define VDC_BIST_TEST1_0x540c                               (0x540c)
#define VDC_BIST_TEST2_0x5410                               (0x5410)
#define VDC_INPUT_FIFO_STATUS_0x5414                        (0x5414)
#define VDC_PATTERN_CONTROL_0x5418                          (0x5418)
#define VDC_CRC_RESULT3_0x541c                              (0x541c)
#define VDC_CRC_RESULT2_0x5420                              (0x5420)
#define VDC_CRC_RESULT1_0x5424                              (0x5424)
#define VDC_CRC_RESULT0_0x5428                              (0x5428)
#define VDC_PATGEN_CTRL_0x542c                              (0x542c)
#define VDC_FPGA_TEST_REG1_0x5430                           (0x5430)
#define VDC_FPGA_TEST_REG2_0x5434                           (0x5434)
#define VDC_FPGA_TEST_REG3_0x5438                           (0x5438)
#define VDC_FPGA_TEST_REG4_0x543c                           (0x543c)
#define VDC_CLAMP_TEST_REG0_0x5440                          (0x5440)
#define VDC_CLAMP_TEST_REG1_0x5444                          (0x5444)
#define VDC_CLAMP_TEST_REG2_0x5448                          (0x5448)
#define VDC_CLAMP_TEST_REG3_0x544c                          (0x544c)
#define VDC_CLAMP_TEST_REG4_0x5450                          (0x5450)
#define VDC_CLAMP_TEST_REG5_0x5454                          (0x5454)
#define VDC_CLAMP_TEST_REG6_0x5458                          (0x5458)
#define VDC_CLAMP_TEST_REG7_0x545c                          (0x545c)
#define VDC_CLAMP_TEST_REG8_0x5460                          (0x5460)
#define VDC_CLAMP_TEST_REG9_0x5464                          (0x5464)
#define VDC_CLAMP_TEST_REG10_0x5468                         (0x5468)
#define VDC_CLAMP_TEST_REG11_0x546c                       (0x546c)
#define VDC_HDETECT_PHASE_ERR_STATUS2_0x5470                (0x5470)
#define VDC_HDETECT_PHASE_ERR_STATUS1_0x5474                (0x5474)
#define VDC_AVOUT_FIFO_RD_PTR_MSB_0x5478                    (0x5478)
#define VDC_AVOUT_FIFO_RD_PTR_LSB_0x547c                    (0x547c)
#define VDC_DC_HACTIVE_START_0x5480                         (0x5480)
#define VDC_DC_VACTIVE_START_0x5484                         (0x5484)
#define VDC_DC_THRESHOLD_0x5488                             (0x5488)
#define VDC_DC_POSITIVE_GAIN_0x548c                         (0x548c)
#define VDC_DC_NEGATIVE_GAIN_0x5490                         (0x5490)
#define VDC_YDC_STATUS_0x5494                               (0x5494)
#define VDC_YDC_AVERAGE_STATUS_0x5498                       (0x5498)
#define VDC_DC_BALANCE_CTRL0_0x549c                         (0x549c)
#define VDC_DC_BALANCE_CTRL1_0x54a0                         (0x54a0)
#define VDC_IRQ_MASK1_0x54a4                                (0x54a4)
#define VDC_IRQ_MASK2_0x54a8                                (0x54a8)
#define VDC_IRQ_MASK3_0x54ac                                (0x54ac)
#define VDC_IRQ_STATUS1_0x54b0                              (0x54b0)
#define VDC_IRQ_STATUS2_0x54b4                              (0x54b4)
#define VDC_IRQ_STATUS3_0x54b8                              (0x54b8)
#define VDC_ADC_LIMIT_THRESHOLD_0x54bc                      (0x54bc)
#define VDC_DCTI_FILTER_COEF_B1_MSB_0x54c0                  (0x54c0)
#define VDC_DCTI_FILTER_COEF_B1_LSB_0x54c4                  (0x54c4)
#define VDC_DCTI_FILTER_COEF_B2_MSB_0x54c8                  (0x54c8)
#define VDC_DCTI_FILTER_COEF_B2_LSB_0x54cc                  (0x54cc)
#define VDC_DCTI_FILTER_COEF_B3_MSB_0x54d0                  (0x54d0)
#define VDC_DCTI_FILTER_COEF_B3_LSB_0x54d4                  (0x54d4)
#define VDC_DCTI_FILTER_COEF_A2_MSB_0x54d8                  (0x54d8)
#define VDC_DCTI_FILTER_COEF_A2_LSB_0x54dc                  (0x54dc)
#define VDC_DCTI_FILTER_COEF_A3_MSB_0x54e0                  (0x54e0)
#define VDC_DCTI_FILTER_COEF_A3_LSB_0x54e4                  (0x54e4)
#define VDC_DCTI_FILTER_EN_0x54e8                           (0x54e8)
#define VDC_XNR_CTRL_0x54f0                                 (0x54f0)
#define VDC_XNR_THR_0x54f4                                  (0x54f4)
#define VDC_XNR_IDX_THR_0x54f8                              (0x54f8)
#define VDC_XNR_RATIO_CTRL_0x54fc                           (0x54fc)
#define VDC_MV_DETECT_WINDOW_0x5560                         (0x5560)
#define VDC_MV_BURSTGATE_START_0x5564                       (0x5564)
#define VDC_MV_BURSTGATE_END_0x5568                         (0x5568)
#define VDC_COLORSTRIPE_CONTROL_0x556c                      (0x556c)
#define VDC_HDETECT_ERR_TH1_0x5570                          (0x5570)
#define VDC_HDETECT_ERR_TH2_0x5574                          (0x5574)
#define VDC_CSTATE_STATUS_0x5578                            (0x5578)
#define VDC_HDETECT_GATE_CTRL_0x5580                        (0x5580)
#define VDC_HDETECT_GATE_COEF1_0x5584                       (0x5584)
#define VDC_HDETECT_GATE_COEF2_0x5588                       (0x5588)
#define VDC_HDETECT_VPHASE_STATUS_0x558c                    (0x558c)
#define VDC_HDETECT_VPHASEDIFF_STATUS_0x5590                (0x5590)
#define VDC_NOISE_VBI_THRESHOLD_0x55b8                      (0x55b8)
#define VDC_VBI_CO_CH_CTRL0_0x55bc                          (0x55bc)
#define VDC_VBI_CO_CH_CTRL1_0x55c0                          (0x55c0)
#define VDC_VBI_CO_CH_CTRL2_0x55c4                          (0x55c4)
#define VDC_CHROMA_AGC_PEAK_CTRL_0x55c8                     (0x55c8)
#define VDC_CHROMA_AGC_PEAK_NOMINAL_0x55cc                  (0x55cc)
#define VDC_CLOSE_CKILL_LOOPFILTER_0x55d0                   (0x55d0)
#define VDC_CAGC_UPPER_0x55d4                               (0x55d4)
#define VDC_CAGC_PEAK_CTRL1_0x55d8                          (0x55d8)
#define VDC_CAGC_PEAK_CTRL2_0x55dc                          (0x55dc)
#define VDC_CAGC_PEAK_CTRL3_0x55e0                          (0x55e0)
#define VDC_BURST_CGAIN_CTRL_0x55ec                         (0x55ec)
#define VDC_BURST_CGAIN_MAG_TH_0x55f0                       (0x55f0)
#define VDC_CADAP_CTIX_GUV_0x55f8                           (0x55f8)
#define VDC_CADAP_MULTI_UV_0x55fc                           (0x55fc)
#define VDC_CADAP_ENABLE_CTRL_0x5600                        (0x5600)
#define VDC_CADAP_ENABLE_CTRL2_0x5604                       (0x5604)
#define VDC_CADAP_GAIN_CTRL_0x5608                          (0x5608)
#define VDC_CADAP_ZC_TH_0x560c                              (0x560c)
#define VDC_CADAP_ZC_TH2_0x5610                             (0x5610)
#define VDC_CADAP_VER_UNIFORMITY_TH_0x5614                  (0x5614)
#define VDC_CADAP_SYNC_UNIFORMITY_TH_0x5618                 (0x5618)
#define VDC_CADAP_LUT_LEVEL_TH_0x561c                       (0x561c)
#define VDC_CADAP_LUT_GAIN_TH_0x5620                        (0x5620)
#define VDC_MIDPT_CTRL_0x5624                               (0x5624)
#define VDC_MIDPT_FIX_ADD_VALUE_0x5628                      (0x5628)
#define VDC_MIDPT_625_DC_TH_0x562c                          (0x562c)
#define VDC_SYNC_DC_OFFSET_TH1_0x5630                       (0x5630)
#define VDC_SYNC_DC_OFFSET_TH0_0x5634                       (0x5634)
#define VDC_SYNC_MIDPT_625_0x5638                           (0x5638)
#define VDC_SYNC_MIDPT_H_0x563c                             (0x563c)
#define VDC_SYNC_MIDPT_HV_0x5640                            (0x5640)
#define VDC_SYNC_MIDPT_V_0x5644                             (0x5644)
#define VDC_VLOCK_COUNT_0x5648                              (0x5648)
#define VDC_VLOCK_WINDOW_0x564c                             (0x564c)
#define VDC_VLOCK_PHASE_PLUS_0x5650                         (0x5650)
#define VDC_AUTO_POS_CTRL_0x5654                            (0x5654)
#define VDC_CSTATE_CTRL_0x5670                              (0x5670)
#define VDC_BADEDIT_TH_0x5674                               (0x5674)
#define VDC_BADPHASE_TH_0x5678                              (0x5678)
#define VDC_CSTATE_LINE_NUM_0x567c                          (0x567c)
#define VDC_FLAG358_CTRL_0x5680                             (0x5680)
#define VDC_NO_BURST_MAG_TH_0x5684                          (0x5684)
#define VDC_NO_BURST_MAG_FILTER_TH_0x5688                   (0x5688)
#define VDC_NO_BURST_443_CTRL_0x568c                        (0x568c)
#define VDC_FLAG358_SECAM_HCOUNT_RESET_CTRL_0x5690          (0x5690)
#define VDC_FLAG358_SECAM_PHASE_DIFF_DR_0x5694              (0x5694)
#define VDC_FLAG358_SECAM_PHASE_DIFF_DB_0x5698              (0x5698)
#define VDC_BURST_MAG_TH_358_0x569c                         (0x569c)
#define VDC_FLAG358_CDTO_INC4_0x56a0                        (0x56a0)
#define VDC_FLAG358_CDTO_INC3_0x56a4                        (0x56a4)
#define VDC_FLAG358_CDTO_INC2_0x56a8                        (0x56a8)
#define VDC_FLAG358_CDTO_INC1_0x56ac                        (0x56ac)
#define VDC_ADC1_CALI_STATUS1_0x56b0                        (0x56b0)
#define VDC_ADC1_CALI_STATUS0_0x56b4                        (0x56b4)
#define VDC_ADC2_CALI_STATUS1_0x56b8                        (0x56b8)
#define VDC_ADC2_CALI_STATUS0_0x56bc                        (0x56bc)
#define VDC_ADCR_CALI_STATUS2_0x56c0                        (0x56c0)
#define VDC_ADCR_CALI_STATUS1_0x56c4                        (0x56c4)
#define VDC_ADCR_CALI_STATUS0_0x56c8                        (0x56c8)
#define VDC_ADCG_CALI_STATUS2_0x56cc                        (0x56cc)
#define VDC_ADCG_CALI_STATUS1_0x56d0                        (0x56d0)
#define VDC_ADCG_CALI_STATUS0_0x56d4                        (0x56d4)
#define VDC_ADCB_CALI_STATUS2_0x56d8                        (0x56d8)
#define VDC_ADCB_CALI_STATUS1_0x56dc                        (0x56dc)
#define VDC_ADCB_CALI_STATUS0_0x56e0                        (0x56e0)
#define VDC_ADC_GAIN_R1_0x56e4                              (0x56e4)
#define VDC_ADC_GAIN_R0_0x56e8                              (0x56e8)
#define VDC_ADC_GAIN_G1_0x56ec                              (0x56ec)
#define VDC_ADC_GAIN_G0_0x56f0                              (0x56f0)
#define VDC_ADC_GAIN_B1_0x56f4                              (0x56f4)
#define VDC_ADC_GAIN_B0_0x56f8                              (0x56f8)
#define VDC_ADC_OFFSET_R_0x56fc                             (0x56fc)
#define VDC_ADC_OFFSET_G_0x5700                             (0x5700)
#define VDC_ADC_OFFSET_B_0x5704                             (0x5704)
#define VDC_VD_CTRL_0x5740                                  (0x5740)
#define VDC_VD_INSEL_0x5744                                 (0x5744)
#define VDC_VD_CLAMP_CTRL1_0x5748                           (0x5748)
#define VDC_VD_CLAMP_CTRL0_0x574c                           (0x574c)
#define VDC_VD_TEST_OUTPUT_SEL_0x5750                       (0x5750)
#define VDC_VD_SGAIN_0x5754                                 (0x5754)
#define VDC_VD_VRTB1_0x5758                                 (0x5758)
#define VDC_VD_VRTB0_0x575c                                 (0x575c)
#define VDC_VD_CKOUT1_0x5760                                (0x5760)
#define VDC_VD_CKOUT0_0x5764                                (0x5764)
#define VDC_VD_CKIN_0x5768                                  (0x5768)
#define VDC_VD_SOYR_LSB_0x576c                              (0x576c)
#define VDC_VD_AFETEST_BYTE2_0x5770                         (0x5770)
#define VDC_VD_AFETEST_BYTE3_0x5774                         (0x5774)
#define VDC_VD_SIBMBIAS_0x5778                              (0x5778)
#define VDC_VD_SIBSRC_0x577c                                (0x577c)
#define VDC_VD_POW_CTRL0_0x5780                             (0x5780)
#define VDC_VD_VDCCLAMPPOW_0x5784                           (0x5784)
#define VDC_VD_YPPCLAMPPOW_0x5788                           (0x5788)
#define VDC_VD_SOYDCRPOW_0x578c                             (0x578c)
#define VDC_VD_BANDGAP_CTRL_0x5790                          (0x5790)
#define VDC_VD_SCT_0x5794                                   (0x5794)
#define VDC_VD_RESERVED3_0x5798                             (0x5798)
#define VDC_VD_RESERVED2_0x579c                             (0x579c)
#define VDC_VD_RESERVED1_0x57a0                             (0x57a0)
#define VDC_VD_RESERVED0_0x57a4                             (0x57a4)
#define VDC_VD_ADC2X_POW_0x57a8                             (0x57a8)
#define VDC_VDAC_AVOUTSEL_0x57b0                            (0x57b0)
#define VDC_VDAC_ABIQ3_0x57b4                               (0x57b4)
#define VDC_VDAC_ABIQ2_0x57b8                               (0x57b8)
#define VDC_VDAC_ABIQ1_0x57bc                               (0x57bc)
#define VDC_VDAC_SIB_0x57c0                                 (0x57c0)

#endif // #ifndef _REG_DEF_H
