

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 26 04:41:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      298|  30.000 ns|  2.980 us|    4|  299|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_47_1_fu_117  |cordiccart2pol_Pipeline_VITIS_LOOP_47_1  |      183|      183|  1.830 us|  1.830 us|  182|  182|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_62_2_fu_130  |cordiccart2pol_Pipeline_VITIS_LOOP_62_2  |       99|       99|  0.990 us|  0.990 us|   57|   57|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    363|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1396|   2135|    -|
|Memory           |        0|    -|      32|     10|    -|
|Multiplexer      |        -|    -|       0|    421|    -|
|Register         |        -|    -|     326|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1754|   2929|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_47_1_fu_117  |cordiccart2pol_Pipeline_VITIS_LOOP_47_1  |        0|   3|  547|  728|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_62_2_fu_130  |cordiccart2pol_Pipeline_VITIS_LOOP_62_2  |        0|   0|  296|  306|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U22              |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U26              |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U24                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U25                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|  10| 1396| 2135|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues_ROM_AUTO_1R  |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln31_1_fu_200_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln31_2_fu_241_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln31_fu_247_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_253_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln68_fu_375_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln69_fu_436_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_1_fu_188_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln31_2_fu_223_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln31_3_fu_229_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln31_fu_182_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_1_fu_363_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln68_fu_357_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln69_1_fu_424_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln69_fu_418_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln31_1_fu_235_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_194_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln68_fu_369_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln69_fu_430_p2        |        or|   0|  0|   2|           1|           1|
    |cum_angle_6_fu_381_p3    |    select|   0|  0|  32|           1|          32|
    |cum_angle_8_fu_441_p3    |    select|   0|  0|  32|           1|          32|
    |cum_angle_fu_314_p3      |    select|   0|  0|  31|           1|          31|
    |select_ln40_1_fu_322_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_2_fu_329_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln41_fu_265_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_fu_293_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 363|         141|         185|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |Kvalues_address0                     |  14|          3|    5|         15|
    |Kvalues_ce0                          |  14|          3|    1|          3|
    |ap_NS_fsm                            |  93|         19|    1|         19|
    |ap_phi_mux_storemerge_phi_fu_109_p4  |   9|          2|   32|         64|
    |grp_fu_137_ce                        |  14|          3|    1|          3|
    |grp_fu_137_opcode                    |  14|          3|    2|          6|
    |grp_fu_137_p0                        |  20|          4|   32|        128|
    |grp_fu_137_p1                        |  20|          4|   32|        128|
    |grp_fu_143_ce                        |  14|          3|    1|          3|
    |grp_fu_143_p0                        |  20|          4|   32|        128|
    |grp_fu_143_p1                        |  20|          4|   32|        128|
    |grp_fu_147_ce                        |   9|          2|    1|          2|
    |grp_fu_147_opcode                    |  25|          5|    5|         25|
    |grp_fu_147_p0                        |  31|          6|   32|        192|
    |grp_fu_147_p1                        |  25|          5|   32|        160|
    |grp_fu_550_ce                        |  14|          3|    1|          3|
    |grp_fu_550_opcode                    |  14|          3|    2|          6|
    |grp_fu_550_p0                        |  14|          3|   32|         96|
    |grp_fu_550_p1                        |  14|          3|   32|         96|
    |r                                    |  14|          3|   32|         96|
    |storemerge_reg_105                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 421|         87|  372|       1365|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |and_ln31_reg_502                                                 |   1|   0|    1|          0|
    |and_ln40_reg_506                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  18|   0|   18|          0|
    |bitcast_ln31_1_reg_496                                           |  32|   0|   32|          0|
    |bitcast_ln31_reg_485                                             |  32|   0|   32|          0|
    |cum_angle_6_reg_531                                              |  32|   0|   32|          0|
    |cum_angle_reg_513                                                |  14|   0|   32|         18|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_47_1_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_62_2_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |or_ln31_reg_491                                                  |   1|   0|    1|          0|
    |reg_161                                                          |  32|   0|   32|          0|
    |select_ln40_1_reg_518                                            |  32|   0|   32|          0|
    |select_ln40_2_reg_523                                            |  32|   0|   32|          0|
    |storemerge_reg_105                                               |  32|   0|   32|          0|
    |tmp_7_reg_545                                                    |   1|   0|    1|          0|
    |x_read_reg_460                                                   |  32|   0|   32|          0|
    |y_read_reg_453                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 326|   0|  344|         18|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

