<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trmreg.h source code [netbsd/sys/dev/pci/trmreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/trmreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='trmreg.h.html'>trmreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: trmreg.h,v 1.2 2012/05/10 03:16:50 macallan Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Device Driver for Tekram DC395U/UW/F, DC315/U</i></td></tr>
<tr><th id="4">4</th><td><i> * PCI SCSI Bus Master Host Adapter</i></td></tr>
<tr><th id="5">5</th><td><i> * (SCSI chip set used Tekram ASIC TRM-S1040)</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 2001 Rui-Xiang Guo</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="23">23</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="24">24</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="25">25</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="26">26</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="27">27</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="28">28</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="29">29</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Ported from</i></td></tr>
<tr><th id="34">34</th><td><i> *   dc395x_trm.h</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Written for NetBSD 1.4.x by</i></td></tr>
<tr><th id="37">37</th><td><i> *   Erich Chen     (erich@tekram.com.tw)</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * Provided by</i></td></tr>
<tr><th id="40">40</th><td><i> *   (C)Copyright 1995-1999 Tekram Technology Co., Ltd. All rights reserved.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/TRM_BAR_PIO" data-ref="_M/TRM_BAR_PIO">TRM_BAR_PIO</dfn>	0x10</u></td></tr>
<tr><th id="44">44</th><td><i>/* DC-315 has an MMIO BAR */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/TRM_BAR_MMIO" data-ref="_M/TRM_BAR_MMIO">TRM_BAR_MMIO</dfn>	0x14</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="49">49</th><td><i> *</i></td></tr>
<tr><th id="50">50</th><td><i> * The SCSI register offset for TRM_S1040</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_STATUS" data-ref="_M/TRM_SCSI_STATUS">TRM_SCSI_STATUS</dfn>   	0x80	/* SCSI Status (R) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define     <dfn class="macro" id="_M/COMMANDPHASEDONE" data-ref="_M/COMMANDPHASEDONE">COMMANDPHASEDONE</dfn>	 0x2000	/* SCSI command phase done     */</u></td></tr>
<tr><th id="56">56</th><td><u>#define     <dfn class="macro" id="_M/SCSIXFERDONE" data-ref="_M/SCSIXFERDONE">SCSIXFERDONE</dfn>         0x0800	/* SCSI transfer done          */</u></td></tr>
<tr><th id="57">57</th><td><u>#define     <dfn class="macro" id="_M/SCSIXFERCNT_2_ZERO" data-ref="_M/SCSIXFERCNT_2_ZERO">SCSIXFERCNT_2_ZERO</dfn>   0x0100	/* SCSI transfer count to zero */</u></td></tr>
<tr><th id="58">58</th><td><u>#define     <dfn class="macro" id="_M/SCSIINTERRUPT" data-ref="_M/SCSIINTERRUPT">SCSIINTERRUPT</dfn>        0x0080	/* SCSI interrupt pending      */</u></td></tr>
<tr><th id="59">59</th><td><u>#define     <dfn class="macro" id="_M/COMMANDABORT" data-ref="_M/COMMANDABORT">COMMANDABORT</dfn>         0x0040	/* SCSI command abort	       */</u></td></tr>
<tr><th id="60">60</th><td><u>#define     <dfn class="macro" id="_M/SEQUENCERACTIVE" data-ref="_M/SEQUENCERACTIVE">SEQUENCERACTIVE</dfn>      0x0020	/* SCSI sequencer active       */</u></td></tr>
<tr><th id="61">61</th><td><u>#define     <dfn class="macro" id="_M/PHASEMISMATCH" data-ref="_M/PHASEMISMATCH">PHASEMISMATCH</dfn>        0x0010	/* SCSI phase mismatch	       */</u></td></tr>
<tr><th id="62">62</th><td><u>#define     <dfn class="macro" id="_M/PARITYERROR" data-ref="_M/PARITYERROR">PARITYERROR</dfn>	         0x0008	/* SCSI parity error	       */</u></td></tr>
<tr><th id="63">63</th><td><u>#define     <dfn class="macro" id="_M/PHASEMASK" data-ref="_M/PHASEMASK">PHASEMASK</dfn>	         0x0007	/* Phase MSG/CD/IO	       */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	      <dfn class="macro" id="_M/PH_DATA_OUT" data-ref="_M/PH_DATA_OUT">PH_DATA_OUT</dfn>	 0x00	/* Data out phase	     */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	      <dfn class="macro" id="_M/PH_DATA_IN" data-ref="_M/PH_DATA_IN">PH_DATA_IN</dfn>	 0x01	/* Data in phase	     */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	      <dfn class="macro" id="_M/PH_COMMAND" data-ref="_M/PH_COMMAND">PH_COMMAND</dfn>	 0x02	/* Command phase	     */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	      <dfn class="macro" id="_M/PH_STATUS" data-ref="_M/PH_STATUS">PH_STATUS</dfn>		 0x03	/* Status phase		     */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	      <dfn class="macro" id="_M/PH_BUS_FREE" data-ref="_M/PH_BUS_FREE">PH_BUS_FREE</dfn>	 0x05	/* Invalid phase as bus free */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	      <dfn class="macro" id="_M/PH_MSG_OUT" data-ref="_M/PH_MSG_OUT">PH_MSG_OUT</dfn>	 0x06	/* Message out phase	     */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	      <dfn class="macro" id="_M/PH_MSG_IN" data-ref="_M/PH_MSG_IN">PH_MSG_IN</dfn>		 0x07	/* Message in phase	     */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_CONTROL" data-ref="_M/TRM_SCSI_CONTROL">TRM_SCSI_CONTROL</dfn>  	0x80	/* SCSI Control (W) */</u></td></tr>
<tr><th id="72">72</th><td><u>#define     <dfn class="macro" id="_M/DO_CLRATN" data-ref="_M/DO_CLRATN">DO_CLRATN</dfn>	         0x0400	/* Clear ATN	               */</u></td></tr>
<tr><th id="73">73</th><td><u>#define     <dfn class="macro" id="_M/DO_SETATN" data-ref="_M/DO_SETATN">DO_SETATN</dfn>	         0x0200	/* Set ATN		       */</u></td></tr>
<tr><th id="74">74</th><td><u>#define     <dfn class="macro" id="_M/DO_CMDABORT" data-ref="_M/DO_CMDABORT">DO_CMDABORT</dfn>	         0x0100	/* Abort SCSI command          */</u></td></tr>
<tr><th id="75">75</th><td><u>#define     <dfn class="macro" id="_M/DO_RSTMODULE" data-ref="_M/DO_RSTMODULE">DO_RSTMODULE</dfn>         0x0010	/* Reset SCSI chip             */</u></td></tr>
<tr><th id="76">76</th><td><u>#define     <dfn class="macro" id="_M/DO_RSTSCSI" data-ref="_M/DO_RSTSCSI">DO_RSTSCSI</dfn>	         0x0008	/* Reset SCSI bus	       */</u></td></tr>
<tr><th id="77">77</th><td><u>#define     <dfn class="macro" id="_M/DO_CLRFIFO" data-ref="_M/DO_CLRFIFO">DO_CLRFIFO</dfn>	         0x0004	/* Clear SCSI transfer FIFO    */</u></td></tr>
<tr><th id="78">78</th><td><u>#define     <dfn class="macro" id="_M/DO_DATALATCH" data-ref="_M/DO_DATALATCH">DO_DATALATCH</dfn>    	 0x0002	/* Enable SCSI bus data latch  */</u></td></tr>
<tr><th id="79">79</th><td><u>#define     <dfn class="macro" id="_M/DO_HWRESELECT" data-ref="_M/DO_HWRESELECT">DO_HWRESELECT</dfn>        0x0001	/* Enable hardware reselection */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_FIFOCNT" data-ref="_M/TRM_SCSI_FIFOCNT">TRM_SCSI_FIFOCNT</dfn>  	0x82	/* SCSI FIFO Counter (R) */</u></td></tr>
<tr><th id="81">81</th><td><u>#define     <dfn class="macro" id="_M/SCSI_FIFOCNT_MASK" data-ref="_M/SCSI_FIFOCNT_MASK">SCSI_FIFOCNT_MASK</dfn>	 0x1F	/* 5 bits SCSI FIFO counter */</u></td></tr>
<tr><th id="82">82</th><td><u>#define     <dfn class="macro" id="_M/SCSI_FIFO_EMPTY" data-ref="_M/SCSI_FIFO_EMPTY">SCSI_FIFO_EMPTY</dfn>	 0x40	/* SCSI FIFO Empty          */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_SIGNAL" data-ref="_M/TRM_SCSI_SIGNAL">TRM_SCSI_SIGNAL</dfn>   	0x83	/* SCSI low level signal (R/W) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_INTSTATUS" data-ref="_M/TRM_SCSI_INTSTATUS">TRM_SCSI_INTSTATUS</dfn>	0x84	/* SCSI Interrupt Status (R) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define     <dfn class="macro" id="_M/INT_SCAM" data-ref="_M/INT_SCAM">INT_SCAM</dfn>	         0x80	/* SCAM selection interrupt      */</u></td></tr>
<tr><th id="86">86</th><td><u>#define     <dfn class="macro" id="_M/INT_SELECT" data-ref="_M/INT_SELECT">INT_SELECT</dfn>	         0x40	/* Selection interrupt	         */</u></td></tr>
<tr><th id="87">87</th><td><u>#define     <dfn class="macro" id="_M/INT_SELTIMEOUT" data-ref="_M/INT_SELTIMEOUT">INT_SELTIMEOUT</dfn>       0x20	/* Selection timeout interrupt   */</u></td></tr>
<tr><th id="88">88</th><td><u>#define     <dfn class="macro" id="_M/INT_DISCONNECT" data-ref="_M/INT_DISCONNECT">INT_DISCONNECT</dfn>       0x10	/* Bus disconnected interrupt    */</u></td></tr>
<tr><th id="89">89</th><td><u>#define     <dfn class="macro" id="_M/INT_RESELECTED" data-ref="_M/INT_RESELECTED">INT_RESELECTED</dfn>       0x08	/* Reselected interrupt	         */</u></td></tr>
<tr><th id="90">90</th><td><u>#define     <dfn class="macro" id="_M/INT_SCSIRESET" data-ref="_M/INT_SCSIRESET">INT_SCSIRESET</dfn>        0x04	/* SCSI reset detected interrupt */</u></td></tr>
<tr><th id="91">91</th><td><u>#define     <dfn class="macro" id="_M/INT_BUSSERVICE" data-ref="_M/INT_BUSSERVICE">INT_BUSSERVICE</dfn>       0x02	/* Bus service interrupt         */</u></td></tr>
<tr><th id="92">92</th><td><u>#define     <dfn class="macro" id="_M/INT_CMDDONE" data-ref="_M/INT_CMDDONE">INT_CMDDONE</dfn>	         0x01	/* SCSI command done interrupt   */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_OFFSET" data-ref="_M/TRM_SCSI_OFFSET">TRM_SCSI_OFFSET</dfn>   	0x84	/* SCSI Offset Count (W) */</u></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> *   Bit		Name	        Definition</i></td></tr>
<tr><th id="96">96</th><td><i> *   07-05	0	RSVD	        Reversed. Always 0.</i></td></tr>
<tr><th id="97">97</th><td><i> *   04 	0	OFFSET4	        Reversed for LVDS. Always 0.</i></td></tr>
<tr><th id="98">98</th><td><i> *   03-00	0	OFFSET[03:00]	Offset number from 0 to 15</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_SYNC" data-ref="_M/TRM_SCSI_SYNC">TRM_SCSI_SYNC</dfn>	       	0x85	/* SCSI Sync Control (R/W) */</u></td></tr>
<tr><th id="101">101</th><td><u>#define     <dfn class="macro" id="_M/LVDS_SYNC" data-ref="_M/LVDS_SYNC">LVDS_SYNC</dfn>	         0x20	/* Enable LVDS sync          	 */</u></td></tr>
<tr><th id="102">102</th><td><u>#define     <dfn class="macro" id="_M/WIDE_SYNC" data-ref="_M/WIDE_SYNC">WIDE_SYNC</dfn>	         0x10	/* Enable WIDE sync          	 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define     <dfn class="macro" id="_M/ALT_SYNC" data-ref="_M/ALT_SYNC">ALT_SYNC</dfn>	         0x08	/* Enable Fast-20 alternate sync */</u></td></tr>
<tr><th id="104">104</th><td><i>/*</i></td></tr>
<tr><th id="105">105</th><td><i> * SYNCM	7    6	  5    4	3   	2   	1   	0</i></td></tr>
<tr><th id="106">106</th><td><i> * Name 	RSVD RSVD LVDS WIDE	ALTPERD	PERIOD2	PERIOD1	PERIOD0</i></td></tr>
<tr><th id="107">107</th><td><i> * Default	0    0	  0    0	0       0       0	0</i></td></tr>
<tr><th id="108">108</th><td><i> *</i></td></tr>
<tr><th id="109">109</th><td><i> * Bit		    Name                Definition</i></td></tr>
<tr><th id="110">110</th><td><i> * 07-06	0   RSVD                Reversed. Always read 0</i></td></tr>
<tr><th id="111">111</th><td><i> * 05   	0   LVDS                Reversed. Always read 0</i></td></tr>
<tr><th id="112">112</th><td><i> * 04   	0   WIDE/WSCSI          Enable wide (16-bits) SCSI transfer.</i></td></tr>
<tr><th id="113">113</th><td><i> * 03   	0   ALTPERD/ALTPD	Alternate (Sync./Period) mode.</i></td></tr>
<tr><th id="114">114</th><td><i> *</i></td></tr>
<tr><th id="115">115</th><td><i> *                                      @@ When this bit is set,</i></td></tr>
<tr><th id="116">116</th><td><i> *                                         the synchronous period bits 2:0</i></td></tr>
<tr><th id="117">117</th><td><i> *                                         in the Synchronous Mode register</i></td></tr>
<tr><th id="118">118</th><td><i> *                                         are used to transfer data</i></td></tr>
<tr><th id="119">119</th><td><i> *                                         at the Fast-20 rate.</i></td></tr>
<tr><th id="120">120</th><td><i> *                                      @@ When this bit is reset,</i></td></tr>
<tr><th id="121">121</th><td><i> *                                         the synchronous period bits 2:0</i></td></tr>
<tr><th id="122">122</th><td><i> *                                         in the Synchronous Mode Register</i></td></tr>
<tr><th id="123">123</th><td><i> *                                         are used to transfer data</i></td></tr>
<tr><th id="124">124</th><td><i> *                                         at the Fast-40 rate.</i></td></tr>
<tr><th id="125">125</th><td><i> *</i></td></tr>
<tr><th id="126">126</th><td><i> * 02-00	0   PERIOD[2:0]/SXPD[02:00]	Synchronous SCSI Transfer Rate.</i></td></tr>
<tr><th id="127">127</th><td><i> *                                      These 3 bits specify</i></td></tr>
<tr><th id="128">128</th><td><i> *                                      the Synchronous SCSI Transfer Rate</i></td></tr>
<tr><th id="129">129</th><td><i> *                                      for Fast-20 and Fast-10.</i></td></tr>
<tr><th id="130">130</th><td><i> *                                      These bits are also reset</i></td></tr>
<tr><th id="131">131</th><td><i> *                                      by a SCSI Bus reset.</i></td></tr>
<tr><th id="132">132</th><td><i> *</i></td></tr>
<tr><th id="133">133</th><td><i> * For Fast-10 bit ALTPD = 0 and LVDS = 0</i></td></tr>
<tr><th id="134">134</th><td><i> *     and bit2,bit1,bit0 is defined as follows :</i></td></tr>
<tr><th id="135">135</th><td><i> *</i></td></tr>
<tr><th id="136">136</th><td><i> *  	       000	100ns, 10.0 Mbytes/s</i></td></tr>
<tr><th id="137">137</th><td><i> *   	       001	150ns,  6.6 Mbytes/s</i></td></tr>
<tr><th id="138">138</th><td><i> *  	       010	200ns,  5.0 Mbytes/s</i></td></tr>
<tr><th id="139">139</th><td><i> *  	       011	250ns,  4.0 Mbytes/s</i></td></tr>
<tr><th id="140">140</th><td><i> *   	       100	300ns,  3.3 Mbytes/s</i></td></tr>
<tr><th id="141">141</th><td><i> *  	       101	350ns,  2.8 Mbytes/s</i></td></tr>
<tr><th id="142">142</th><td><i> *	       110	400ns,  2.5 Mbytes/s</i></td></tr>
<tr><th id="143">143</th><td><i> *	       111	450ns,  2.2 Mbytes/s</i></td></tr>
<tr><th id="144">144</th><td><i> *</i></td></tr>
<tr><th id="145">145</th><td><i> * For Fast-20 bit ALTPD = 1 and LVDS = 0</i></td></tr>
<tr><th id="146">146</th><td><i> *     and bit2,bit1,bit0 is defined as follows :</i></td></tr>
<tr><th id="147">147</th><td><i> *</i></td></tr>
<tr><th id="148">148</th><td><i> *	       000	 50ns, 20.0 Mbytes/s</i></td></tr>
<tr><th id="149">149</th><td><i> *	       001	 75ns, 13.3 Mbytes/s</i></td></tr>
<tr><th id="150">150</th><td><i> *	       010	100ns, 10.0 Mbytes/s</i></td></tr>
<tr><th id="151">151</th><td><i> *	       011	125ns,  8.0 Mbytes/s</i></td></tr>
<tr><th id="152">152</th><td><i> *	       100	150ns,  6.6 Mbytes/s</i></td></tr>
<tr><th id="153">153</th><td><i> *	       101	175ns,  5.7 Mbytes/s</i></td></tr>
<tr><th id="154">154</th><td><i> *	       110	200ns,  5.0 Mbytes/s</i></td></tr>
<tr><th id="155">155</th><td><i> *	       111	250ns,  4.0 Mbytes/s</i></td></tr>
<tr><th id="156">156</th><td><i> *</i></td></tr>
<tr><th id="157">157</th><td><i> * For Fast-40 bit ALTPD = 0 and LVDS = 1</i></td></tr>
<tr><th id="158">158</th><td><i> *     and bit2,bit1,bit0 is defined as follows :</i></td></tr>
<tr><th id="159">159</th><td><i> *</i></td></tr>
<tr><th id="160">160</th><td><i> *	       000	 25ns, 40.0 Mbytes/s</i></td></tr>
<tr><th id="161">161</th><td><i> *	       001	 50ns, 20.0 Mbytes/s</i></td></tr>
<tr><th id="162">162</th><td><i> *	       010	 75ns, 13.3 Mbytes/s</i></td></tr>
<tr><th id="163">163</th><td><i> *	       011	100ns, 10.0 Mbytes/s</i></td></tr>
<tr><th id="164">164</th><td><i> *	       100	125ns,  8.0 Mbytes/s</i></td></tr>
<tr><th id="165">165</th><td><i> *	       101	150ns,  6.6 Mbytes/s</i></td></tr>
<tr><th id="166">166</th><td><i> *	       110	175ns,  5.7 Mbytes/s</i></td></tr>
<tr><th id="167">167</th><td><i> *	       111	200ns,  5.0 Mbytes/s</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_TARGETID" data-ref="_M/TRM_SCSI_TARGETID">TRM_SCSI_TARGETID</dfn> 	0x86	/* SCSI Target ID (R/W) */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_IDMSG" data-ref="_M/TRM_SCSI_IDMSG">TRM_SCSI_IDMSG</dfn>    	0x87	/* SCSI Identify Message (R) */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_HOSTID" data-ref="_M/TRM_SCSI_HOSTID">TRM_SCSI_HOSTID</dfn>   	0x87	/* SCSI Host ID (W) */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_XCNT" data-ref="_M/TRM_SCSI_XCNT">TRM_SCSI_XCNT</dfn>		0x88	/* SCSI Transfer Counter (R/W) */</u></td></tr>
<tr><th id="173">173</th><td><u>#define     <dfn class="macro" id="_M/SCSI_XCNT_MASK" data-ref="_M/SCSI_XCNT_MASK">SCSI_XCNT_MASK</dfn> 0x00FFFFFF	/* 24 bits SCSI transfer counter */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_INTEN" data-ref="_M/TRM_SCSI_INTEN">TRM_SCSI_INTEN</dfn>    	0x8C	/* SCSI Interrupt Enable (R/W) */</u></td></tr>
<tr><th id="175">175</th><td><u>#define     <dfn class="macro" id="_M/EN_SCAM" data-ref="_M/EN_SCAM">EN_SCAM</dfn>	         0x80	/* Enable SCAM selection intr      */</u></td></tr>
<tr><th id="176">176</th><td><u>#define     <dfn class="macro" id="_M/EN_SELECT" data-ref="_M/EN_SELECT">EN_SELECT</dfn>	         0x40	/* Enable selection intr       	   */</u></td></tr>
<tr><th id="177">177</th><td><u>#define     <dfn class="macro" id="_M/EN_SELTIMEOUT" data-ref="_M/EN_SELTIMEOUT">EN_SELTIMEOUT</dfn>        0x20	/* Enable selection timeout intr   */</u></td></tr>
<tr><th id="178">178</th><td><u>#define     <dfn class="macro" id="_M/EN_DISCONNECT" data-ref="_M/EN_DISCONNECT">EN_DISCONNECT</dfn>        0x10	/* Enable bus disconnected intr	   */</u></td></tr>
<tr><th id="179">179</th><td><u>#define     <dfn class="macro" id="_M/EN_RESELECTED" data-ref="_M/EN_RESELECTED">EN_RESELECTED</dfn>        0x08	/* Enable reselected intr      	   */</u></td></tr>
<tr><th id="180">180</th><td><u>#define     <dfn class="macro" id="_M/EN_SCSIRESET" data-ref="_M/EN_SCSIRESET">EN_SCSIRESET</dfn>         0x04	/* Enable SCSI reset detected intr */</u></td></tr>
<tr><th id="181">181</th><td><u>#define     <dfn class="macro" id="_M/EN_BUSSERVICE" data-ref="_M/EN_BUSSERVICE">EN_BUSSERVICE</dfn>        0x02	/* Enable bus service intr     	   */</u></td></tr>
<tr><th id="182">182</th><td><u>#define     <dfn class="macro" id="_M/EN_CMDDONE" data-ref="_M/EN_CMDDONE">EN_CMDDONE</dfn>	         0x01	/* Enable SCSI command done intr   */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_CONFIG0" data-ref="_M/TRM_SCSI_CONFIG0">TRM_SCSI_CONFIG0</dfn>  	0x8D	/* SCSI Configuration 0 (R/W) */</u></td></tr>
<tr><th id="184">184</th><td><u>#define     <dfn class="macro" id="_M/PHASELATCH" data-ref="_M/PHASELATCH">PHASELATCH</dfn>	         0x40	/* Enable phase latch	 */</u></td></tr>
<tr><th id="185">185</th><td><u>#define     <dfn class="macro" id="_M/INITIATOR" data-ref="_M/INITIATOR">INITIATOR</dfn>	         0x20	/* Enable initiator mode */</u></td></tr>
<tr><th id="186">186</th><td><u>#define     <dfn class="macro" id="_M/PARITYCHECK" data-ref="_M/PARITYCHECK">PARITYCHECK</dfn>	         0x10	/* Enable parity check	 */</u></td></tr>
<tr><th id="187">187</th><td><u>#define     <dfn class="macro" id="_M/BLOCKRST" data-ref="_M/BLOCKRST">BLOCKRST</dfn>	         0x01	/* Disable SCSI reset    */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_CONFIG1" data-ref="_M/TRM_SCSI_CONFIG1">TRM_SCSI_CONFIG1</dfn>  	0x8E	/* SCSI Configuration 1 (R/W) */</u></td></tr>
<tr><th id="189">189</th><td><u>#define     <dfn class="macro" id="_M/ACTIVE_NEGPLUS" data-ref="_M/ACTIVE_NEGPLUS">ACTIVE_NEGPLUS</dfn>       0x10	/* Enhance active negation  */</u></td></tr>
<tr><th id="190">190</th><td><u>#define     <dfn class="macro" id="_M/FILTER_DISABLE" data-ref="_M/FILTER_DISABLE">FILTER_DISABLE</dfn>       0x08	/* Disable SCSI data filter */</u></td></tr>
<tr><th id="191">191</th><td><u>#define     <dfn class="macro" id="_M/ACTIVE_NEG" data-ref="_M/ACTIVE_NEG">ACTIVE_NEG</dfn>	         0x02	/* Enable active negation   */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_COMMAND" data-ref="_M/TRM_SCSI_COMMAND">TRM_SCSI_COMMAND</dfn>   	0x90	/* SCSI Command (R/W) */</u></td></tr>
<tr><th id="193">193</th><td><u>#define     <dfn class="macro" id="_M/SCMD_COMP" data-ref="_M/SCMD_COMP">SCMD_COMP</dfn>	         0x12	/* Command complete	       */</u></td></tr>
<tr><th id="194">194</th><td><u>#define     <dfn class="macro" id="_M/SCMD_SEL_ATN" data-ref="_M/SCMD_SEL_ATN">SCMD_SEL_ATN</dfn>         0x60	/* Selection with ATN          */</u></td></tr>
<tr><th id="195">195</th><td><u>#define     <dfn class="macro" id="_M/SCMD_SEL_ATN3" data-ref="_M/SCMD_SEL_ATN3">SCMD_SEL_ATN3</dfn>        0x64	/* Selection with ATN3         */</u></td></tr>
<tr><th id="196">196</th><td><u>#define     <dfn class="macro" id="_M/SCMD_SEL_ATNSTOP" data-ref="_M/SCMD_SEL_ATNSTOP">SCMD_SEL_ATNSTOP</dfn>     0xB8	/* Selection with ATN and Stop */</u></td></tr>
<tr><th id="197">197</th><td><u>#define     <dfn class="macro" id="_M/SCMD_FIFO_OUT" data-ref="_M/SCMD_FIFO_OUT">SCMD_FIFO_OUT</dfn>        0xC0	/* SCSI FIFO transfer out      */</u></td></tr>
<tr><th id="198">198</th><td><u>#define     <dfn class="macro" id="_M/SCMD_DMA_OUT" data-ref="_M/SCMD_DMA_OUT">SCMD_DMA_OUT</dfn>         0xC1	/* SCSI DMA transfer out       */</u></td></tr>
<tr><th id="199">199</th><td><u>#define     <dfn class="macro" id="_M/SCMD_FIFO_IN" data-ref="_M/SCMD_FIFO_IN">SCMD_FIFO_IN</dfn>         0xC2	/* SCSI FIFO transfer in       */</u></td></tr>
<tr><th id="200">200</th><td><u>#define     <dfn class="macro" id="_M/SCMD_DMA_IN" data-ref="_M/SCMD_DMA_IN">SCMD_DMA_IN</dfn>	         0xC3	/* SCSI DMA transfer in	       */</u></td></tr>
<tr><th id="201">201</th><td><u>#define     <dfn class="macro" id="_M/SCMD_MSGACCEPT" data-ref="_M/SCMD_MSGACCEPT">SCMD_MSGACCEPT</dfn>       0xD8	/* Message accept	       */</u></td></tr>
<tr><th id="202">202</th><td><i>/*</i></td></tr>
<tr><th id="203">203</th><td><i> *  Code Command Description</i></td></tr>
<tr><th id="204">204</th><td><i> *</i></td></tr>
<tr><th id="205">205</th><td><i> *  02	 Enable reselection with FIFO</i></td></tr>
<tr><th id="206">206</th><td><i> *  40   Select without ATN with FIFO</i></td></tr>
<tr><th id="207">207</th><td><i> *  60   Select with ATN with FIFO</i></td></tr>
<tr><th id="208">208</th><td><i> *  64   Select with ATN3 with FIFO</i></td></tr>
<tr><th id="209">209</th><td><i> *  A0   Select with ATN and stop with FIFO</i></td></tr>
<tr><th id="210">210</th><td><i> *  C0   Transfer information out with FIFO</i></td></tr>
<tr><th id="211">211</th><td><i> *  C1   Transfer information out with DMA</i></td></tr>
<tr><th id="212">212</th><td><i> *  C2   Transfer information in with FIFO</i></td></tr>
<tr><th id="213">213</th><td><i> *  C3   Transfer information in with DMA</i></td></tr>
<tr><th id="214">214</th><td><i> *  12   Initiator command complete with FIFO</i></td></tr>
<tr><th id="215">215</th><td><i> *  50   Initiator transfer information out sequence without ATN with FIFO</i></td></tr>
<tr><th id="216">216</th><td><i> *  70   Initiator transfer information out sequence with ATN with FIFO</i></td></tr>
<tr><th id="217">217</th><td><i> *  74   Initiator transfer information out sequence with ATN3 with FIFO</i></td></tr>
<tr><th id="218">218</th><td><i> *  52   Initiator transfer information in sequence without ATN with FIFO</i></td></tr>
<tr><th id="219">219</th><td><i> *  72   Initiator transfer information in sequence with ATN with FIFO</i></td></tr>
<tr><th id="220">220</th><td><i> *  76	 Initiator transfer information in sequence with ATN3 with FIFO</i></td></tr>
<tr><th id="221">221</th><td><i> *  90   Initiator transfer information out command complete with FIFO</i></td></tr>
<tr><th id="222">222</th><td><i> *  92   Initiator transfer information in command complete with FIFO</i></td></tr>
<tr><th id="223">223</th><td><i> *  D2   Enable selection</i></td></tr>
<tr><th id="224">224</th><td><i> *  08   Reselection</i></td></tr>
<tr><th id="225">225</th><td><i> *  48   Disconnect command with FIFO</i></td></tr>
<tr><th id="226">226</th><td><i> *  88   Terminate command with FIFO</i></td></tr>
<tr><th id="227">227</th><td><i> *  C8   Target command complete with FIFO</i></td></tr>
<tr><th id="228">228</th><td><i> *  18   SCAM Arbitration/ Selection</i></td></tr>
<tr><th id="229">229</th><td><i> *  5A   Enable reselection</i></td></tr>
<tr><th id="230">230</th><td><i> *  98   Select without ATN with FIFO</i></td></tr>
<tr><th id="231">231</th><td><i> *  B8   Select with ATN with FIFO</i></td></tr>
<tr><th id="232">232</th><td><i> *  D8   Message Accepted</i></td></tr>
<tr><th id="233">233</th><td><i> *  58   NOP</i></td></tr>
<tr><th id="234">234</th><td><i> */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_TIMEOUT" data-ref="_M/TRM_SCSI_TIMEOUT">TRM_SCSI_TIMEOUT</dfn>  	0x91	/* SCSI Time Out Value (R/W) */</u></td></tr>
<tr><th id="236">236</th><td><u>#define     <dfn class="macro" id="_M/SEL_TIMEOUT" data-ref="_M/SEL_TIMEOUT">SEL_TIMEOUT</dfn>		 153	/* 250ms selection timeout (@ 40 MHz) */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_FIFO" data-ref="_M/TRM_SCSI_FIFO">TRM_SCSI_FIFO</dfn>     	0x98	/* SCSI FIFO (R/W) */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_TCR0" data-ref="_M/TRM_SCSI_TCR0">TRM_SCSI_TCR0</dfn>     	0x9C	/* SCSI Target Control 0 (R/W) */</u></td></tr>
<tr><th id="239">239</th><td><u>#define     <dfn class="macro" id="_M/TCR0_WIDE_NEGO_DONE" data-ref="_M/TCR0_WIDE_NEGO_DONE">TCR0_WIDE_NEGO_DONE</dfn>	 0x8000	/* Wide nego done      	 */</u></td></tr>
<tr><th id="240">240</th><td><u>#define     <dfn class="macro" id="_M/TCR0_SYNC_NEGO_DONE" data-ref="_M/TCR0_SYNC_NEGO_DONE">TCR0_SYNC_NEGO_DONE</dfn>	 0x4000	/* Sync nego done      	 */</u></td></tr>
<tr><th id="241">241</th><td><u>#define     <dfn class="macro" id="_M/TCR0_ENABLE_LVDS" data-ref="_M/TCR0_ENABLE_LVDS">TCR0_ENABLE_LVDS</dfn>     0x2000	/* Enable LVDS sync    	 */</u></td></tr>
<tr><th id="242">242</th><td><u>#define     <dfn class="macro" id="_M/TCR0_ENABLE_WIDE" data-ref="_M/TCR0_ENABLE_WIDE">TCR0_ENABLE_WIDE</dfn>     0x1000	/* Enable WIDE sync    	 */</u></td></tr>
<tr><th id="243">243</th><td><u>#define     <dfn class="macro" id="_M/TCR0_ENABLE_ALT" data-ref="_M/TCR0_ENABLE_ALT">TCR0_ENABLE_ALT</dfn>	 0x0800	/* Enable alternate sync */</u></td></tr>
<tr><th id="244">244</th><td><u>#define     <dfn class="macro" id="_M/TCR0_PERIOD_MASK" data-ref="_M/TCR0_PERIOD_MASK">TCR0_PERIOD_MASK</dfn>     0x0700	/* Transfer rate       	 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define     <dfn class="macro" id="_M/TCR0_DO_WIDE_NEGO" data-ref="_M/TCR0_DO_WIDE_NEGO">TCR0_DO_WIDE_NEGO</dfn>    0x0080	/* Do wide NEGO	       	 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define     <dfn class="macro" id="_M/TCR0_DO_SYNC_NEGO" data-ref="_M/TCR0_DO_SYNC_NEGO">TCR0_DO_SYNC_NEGO</dfn>    0x0040	/* Do sync NEGO	       	 */</u></td></tr>
<tr><th id="247">247</th><td><u>#define     <dfn class="macro" id="_M/TCR0_DISCONNECT_EN" data-ref="_M/TCR0_DISCONNECT_EN">TCR0_DISCONNECT_EN</dfn>	 0x0020	/* Disconnection enable	 */</u></td></tr>
<tr><th id="248">248</th><td><u>#define     <dfn class="macro" id="_M/TCR0_OFFSET_MASK" data-ref="_M/TCR0_OFFSET_MASK">TCR0_OFFSET_MASK</dfn>	 0x001F	/* Offset number       	 */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/TRM_SCSI_TCR1" data-ref="_M/TRM_SCSI_TCR1">TRM_SCSI_TCR1</dfn>     	0x9E	/* SCSI Target Control 1 (R/W) */</u></td></tr>
<tr><th id="250">250</th><td><u>#define     <dfn class="macro" id="_M/MAXTAG_MASK" data-ref="_M/MAXTAG_MASK">MAXTAG_MASK</dfn>	         0x7F00	/* Maximum tags (127)	  */</u></td></tr>
<tr><th id="251">251</th><td><u>#define     <dfn class="macro" id="_M/NON_TAG_BUSY" data-ref="_M/NON_TAG_BUSY">NON_TAG_BUSY</dfn>         0x0080	/* Non tag command active */</u></td></tr>
<tr><th id="252">252</th><td><u>#define     <dfn class="macro" id="_M/ACTTAG_MASK" data-ref="_M/ACTTAG_MASK">ACTTAG_MASK</dfn>	         0x007F	/* Active tags		  */</u></td></tr>
<tr><th id="253">253</th><td><i>/*</i></td></tr>
<tr><th id="254">254</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="255">255</th><td><i> *</i></td></tr>
<tr><th id="256">256</th><td><i> * The DMA register offset for TRM_S1040</i></td></tr>
<tr><th id="257">257</th><td><i> *</i></td></tr>
<tr><th id="258">258</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="259">259</th><td><i> */</i></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_COMMAND" data-ref="_M/TRM_DMA_COMMAND">TRM_DMA_COMMAND</dfn>   	0xA0	/* DMA Command (R/W) */</u></td></tr>
<tr><th id="261">261</th><td><u>#define     <dfn class="macro" id="_M/SGXFER" data-ref="_M/SGXFER">SGXFER</dfn>		 0x02	/* Scatter/Gather transfer */</u></td></tr>
<tr><th id="262">262</th><td><u>#define     <dfn class="macro" id="_M/XFERDATAIN" data-ref="_M/XFERDATAIN">XFERDATAIN</dfn>	         0x01	/* Transfer data in        */</u></td></tr>
<tr><th id="263">263</th><td><u>#define     <dfn class="macro" id="_M/XFERDATAOUT" data-ref="_M/XFERDATAOUT">XFERDATAOUT</dfn>	         0x00	/* Transfer data out       */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_CONTROL" data-ref="_M/TRM_DMA_CONTROL">TRM_DMA_CONTROL</dfn>   	0xA1	/* DMA Control (W) */</u></td></tr>
<tr><th id="265">265</th><td><u>#define     <dfn class="macro" id="_M/STOPDMAXFER" data-ref="_M/STOPDMAXFER">STOPDMAXFER</dfn>	         0x08	/* Stop  DMA transfer      */</u></td></tr>
<tr><th id="266">266</th><td><u>#define     <dfn class="macro" id="_M/ABORTXFER" data-ref="_M/ABORTXFER">ABORTXFER</dfn>	         0x04	/* Abort DMA transfer      */</u></td></tr>
<tr><th id="267">267</th><td><u>#define     <dfn class="macro" id="_M/CLRXFIFO" data-ref="_M/CLRXFIFO">CLRXFIFO</dfn>	         0x02	/* Clear DMA transfer FIFO */</u></td></tr>
<tr><th id="268">268</th><td><u>#define     <dfn class="macro" id="_M/STARTDMAXFER" data-ref="_M/STARTDMAXFER">STARTDMAXFER</dfn>         0x01	/* Start DMA transfer      */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_FIFOCNT" data-ref="_M/TRM_DMA_FIFOCNT">TRM_DMA_FIFOCNT</dfn>		0xA1	/* DMA FIFO Counter (R) */</u></td></tr>
<tr><th id="270">270</th><td><u>#define     <dfn class="macro" id="_M/DMA_FIFOCNT_MASK" data-ref="_M/DMA_FIFOCNT_MASK">DMA_FIFOCNT_MASK</dfn>	 0xFF	/* Data FIFO Count */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_FIFOSTATUS" data-ref="_M/TRM_DMA_FIFOSTATUS">TRM_DMA_FIFOSTATUS</dfn>	0xA2	/* DMA FIFO Status (R) */</u></td></tr>
<tr><th id="272">272</th><td><u>#define     <dfn class="macro" id="_M/DMA_FIFO_EMPTY" data-ref="_M/DMA_FIFO_EMPTY">DMA_FIFO_EMPTY</dfn>	 0x80	/* DMA FIFO Empty */</u></td></tr>
<tr><th id="273">273</th><td><u>#define     <dfn class="macro" id="_M/DMA_FIFO_FULL" data-ref="_M/DMA_FIFO_FULL">DMA_FIFO_FULL</dfn>	 0x01	/* DMA FIFO Full  */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_STATUS" data-ref="_M/TRM_DMA_STATUS">TRM_DMA_STATUS</dfn>    	0xA3	/* DMA Interrupt Status (R/W) */</u></td></tr>
<tr><th id="275">275</th><td><u>#define     <dfn class="macro" id="_M/XFERPENDING" data-ref="_M/XFERPENDING">XFERPENDING</dfn>	         0x80	/* Transfer pending	           */</u></td></tr>
<tr><th id="276">276</th><td><u>#define     <dfn class="macro" id="_M/DMAXFERCOMP" data-ref="_M/DMAXFERCOMP">DMAXFERCOMP</dfn>	         0x02	/* Bus Master XFER Complete status */</u></td></tr>
<tr><th id="277">277</th><td><u>#define     <dfn class="macro" id="_M/SCSICOMP" data-ref="_M/SCSICOMP">SCSICOMP</dfn>	         0x01	/* SCSI complete interrupt         */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_INTEN" data-ref="_M/TRM_DMA_INTEN">TRM_DMA_INTEN</dfn>  	       	0xA4	/* DMA Interrupt Enable (R/W) */</u></td></tr>
<tr><th id="279">279</th><td><u>#define     <dfn class="macro" id="_M/EN_SCSIINTR" data-ref="_M/EN_SCSIINTR">EN_SCSIINTR</dfn>	         0x01	/* Enable SCSI complete interrupt */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_CONFIG" data-ref="_M/TRM_DMA_CONFIG">TRM_DMA_CONFIG</dfn>    	0xA6	/* DMA Configuration (R/W) */</u></td></tr>
<tr><th id="281">281</th><td><u>#define     <dfn class="macro" id="_M/DMA_ENHANCE" data-ref="_M/DMA_ENHANCE">DMA_ENHANCE</dfn>	         0x8000	/* Enable DMA enhance feature */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_XCNT" data-ref="_M/TRM_DMA_XCNT">TRM_DMA_XCNT</dfn>   	       	0xA8	/* DMA Transfer Counter (R/W) */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_CXCNT" data-ref="_M/TRM_DMA_CXCNT">TRM_DMA_CXCNT</dfn>           0xAC	/* DMA Current Transfer Counter (R) */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_XLOWADDR" data-ref="_M/TRM_DMA_XLOWADDR">TRM_DMA_XLOWADDR</dfn>  	0xB0	/* DMA Xfer Physical Low Addr (R/W) */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/TRM_DMA_XHIGHADDR" data-ref="_M/TRM_DMA_XHIGHADDR">TRM_DMA_XHIGHADDR</dfn> 	0xB4	/* DMA Xfer Physical High Addr (R/W) */</u></td></tr>
<tr><th id="286">286</th><td><i>/*</i></td></tr>
<tr><th id="287">287</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="288">288</th><td><i> *</i></td></tr>
<tr><th id="289">289</th><td><i> * The general register offset for TRM_S1040</i></td></tr>
<tr><th id="290">290</th><td><i> *</i></td></tr>
<tr><th id="291">291</th><td><i> **********************************************************************</i></td></tr>
<tr><th id="292">292</th><td><i> */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_CONTROL" data-ref="_M/TRM_GEN_CONTROL">TRM_GEN_CONTROL</dfn>   	0xD4	/* Global Control (R/W) */</u></td></tr>
<tr><th id="294">294</th><td><u>#define     <dfn class="macro" id="_M/EN_LED" data-ref="_M/EN_LED">EN_LED</dfn>		 0x80	/* Enable Control onboard LED         */</u></td></tr>
<tr><th id="295">295</th><td><u>#define     <dfn class="macro" id="_M/EN_EEPROM" data-ref="_M/EN_EEPROM">EN_EEPROM</dfn>	         0x10	/* Enable EEPROM programming          */</u></td></tr>
<tr><th id="296">296</th><td><u>#define     <dfn class="macro" id="_M/AUTOTERM" data-ref="_M/AUTOTERM">AUTOTERM</dfn>	         0x04	/* Enable Auto SCSI terminator        */</u></td></tr>
<tr><th id="297">297</th><td><u>#define     <dfn class="macro" id="_M/LOW8TERM" data-ref="_M/LOW8TERM">LOW8TERM</dfn>	         0x02	/* Enable Lower 8 bit SCSI terminator */</u></td></tr>
<tr><th id="298">298</th><td><u>#define     <dfn class="macro" id="_M/UP8TERM" data-ref="_M/UP8TERM">UP8TERM</dfn>	         0x01	/* Enable Upper 8 bit SCSI terminator */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_STATUS" data-ref="_M/TRM_GEN_STATUS">TRM_GEN_STATUS</dfn>    	0xD5	/* Global Status (R) */</u></td></tr>
<tr><th id="300">300</th><td><u>#define     <dfn class="macro" id="_M/GTIMEOUT" data-ref="_M/GTIMEOUT">GTIMEOUT</dfn>	         0x80	/* Global timer reach 0         */</u></td></tr>
<tr><th id="301">301</th><td><u>#define     <dfn class="macro" id="_M/CON5068" data-ref="_M/CON5068">CON5068</dfn>	         0x10	/* External 50/68 pin connected */</u></td></tr>
<tr><th id="302">302</th><td><u>#define     <dfn class="macro" id="_M/CON68" data-ref="_M/CON68">CON68</dfn>	         0x08	/* Internal 68 pin connected    */</u></td></tr>
<tr><th id="303">303</th><td><u>#define     <dfn class="macro" id="_M/CON50" data-ref="_M/CON50">CON50</dfn>	         0x04	/* Internal 50 pin connected    */</u></td></tr>
<tr><th id="304">304</th><td><u>#define     <dfn class="macro" id="_M/WIDESCSI" data-ref="_M/WIDESCSI">WIDESCSI</dfn>	         0x02	/* Wide SCSI card	        */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_NVRAM" data-ref="_M/TRM_GEN_NVRAM">TRM_GEN_NVRAM</dfn>     	0xD6	/* Serial NON-VOLATILE RAM port (R/W) */</u></td></tr>
<tr><th id="306">306</th><td><u>#define     <dfn class="macro" id="_M/NVR_BITOUT" data-ref="_M/NVR_BITOUT">NVR_BITOUT</dfn>	         0x08	/* Serial data out */</u></td></tr>
<tr><th id="307">307</th><td><u>#define     <dfn class="macro" id="_M/NVR_BITIN" data-ref="_M/NVR_BITIN">NVR_BITIN</dfn>	         0x04	/* Serial data in  */</u></td></tr>
<tr><th id="308">308</th><td><u>#define     <dfn class="macro" id="_M/NVR_CLOCK" data-ref="_M/NVR_CLOCK">NVR_CLOCK</dfn>	         0x02	/* Serial clock	   */</u></td></tr>
<tr><th id="309">309</th><td><u>#define     <dfn class="macro" id="_M/NVR_SELECT" data-ref="_M/NVR_SELECT">NVR_SELECT</dfn>	         0x01	/* Serial select   */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_EDATA" data-ref="_M/TRM_GEN_EDATA">TRM_GEN_EDATA</dfn>     	0xD7	/* Parallel EEPROM data port (R/W) */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_EADDRESS" data-ref="_M/TRM_GEN_EADDRESS">TRM_GEN_EADDRESS</dfn>  	0xD8	/* Parallel EEPROM address (R/W) */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/TRM_GEN_TIMER" data-ref="_M/TRM_GEN_TIMER">TRM_GEN_TIMER</dfn>       	0xDB	/* Global timer (R/W) */</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='trm.c.html'>netbsd/sys/dev/pci/trm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
