<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH 5/5] stm32x: use async algorithm in	flash programming routine
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-July/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%205/5%5D%20stm32x%3A%20use%20async%20algorithm%20in%0A%09flash%20programming%20routine&In-Reply-To=%3C1310986922-13799-6-git-send-email-andreas.fritiofson%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020315.html">
   <LINK REL="Next"  HREF="020325.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH 5/5] stm32x: use async algorithm in	flash programming routine</H1>
    <B>Andreas Fritiofson</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%205/5%5D%20stm32x%3A%20use%20async%20algorithm%20in%0A%09flash%20programming%20routine&In-Reply-To=%3C1310986922-13799-6-git-send-email-andreas.fritiofson%40gmail.com%3E"
       TITLE="[Openocd-development] [PATCH 5/5] stm32x: use async algorithm in	flash programming routine">andreas.fritiofson at gmail.com
       </A><BR>
    <I>Mon Jul 18 13:02:02 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="020315.html">[Openocd-development] [PATCH 4/5] stm32x: use register base instead	of register offset
</A></li>
        <LI>Next message: <A HREF="020325.html">[Openocd-development] OpenOCD ticket 34 / usb_bulk_read failed
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20316">[ date ]</a>
              <a href="thread.html#20316">[ thread ]</a>
              <a href="subject.html#20316">[ subject ]</a>
              <a href="author.html#20316">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Let the target algorithm be running in the background and buffer data
continuously through a FIFO. This reduces or removes the effect of latency
because only a very small number of queue executions needs to be done per
buffer fill. Previously, the many repeated target state changes, register
accesses (really inefficient) and algorithm uploads caused the flash
programming to be latency bound in many cases. Now it should scale better
with increased throughput.

Signed-off-by: Andreas Fritiofson &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">andreas.fritiofson at gmail.com</A>&gt;
---
 contrib/loaders/flash/stm32x.S |   71 ++++++++------
 src/flash/nor/stm32x.c         |  210 ++++++++++++++++++++++++++++++----------
 2 files changed, 201 insertions(+), 80 deletions(-)

diff --git a/contrib/loaders/flash/stm32x.S b/contrib/loaders/flash/stm32x.S
index 01494b8..125c76a 100644
--- a/contrib/loaders/flash/stm32x.S
+++ b/contrib/loaders/flash/stm32x.S
@@ -1,6 +1,6 @@
 /***************************************************************************
- *   Copyright (C) 2010 by Spencer Oliver                                  *
- *   <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">spen at spen-soft.co.uk</A>                                                  *
+ *   Copyright (C) 2011 by Andreas Fritiofson                              *
+ *   <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">andreas.fritiofson at gmail.com</A>                                          *
  *                                                                         *
  *   This program is free software; you can redistribute it and/or modify  *
  *   it under the terms of the GNU General Public License as published by  *
@@ -25,34 +25,47 @@
 	.thumb_func
 	.global write
 
-/*
-	r0 - source address
-	r1 - target address
-	r2 - count (halfword-16bit)
-	r3 - sector offet in : result out
-	r4 - flash base
-*/
+	/* Params:
+	 * r0 - flash base (in), status (out)
+	 * r1 - count (halfword-16bit)
+	 * r2 - workarea start
+	 * r3 - workarea end
+	 * r4 - target address
+	 * Clobbered:
+	 * r5 - rp
+	 * r6 - wp, tmp
+	 */
 
-#define STM32_FLASH_CR_OFFSET	0x10			/* offset of CR register in FLASH struct */
-#define STM32_FLASH_SR_OFFSET	0x0c			/* offset of CR register in FLASH struct */
+#define STM32_FLASH_CR_OFFSET 0x10 /* offset of CR register from flash reg base */
+#define STM32_FLASH_SR_OFFSET 0x0c /* offset of SR register from flash reg base */
 
-write:
-	ldr		r4, STM32_FLASH_BASE
-	add		r4, r3								/* add offset 0x00 for sector 0 : 0x40 for sector 1 */
-write_half_word:
-	movs	r3, #0x01
-	str		r3, [r4, #STM32_FLASH_CR_OFFSET]	/* PG (bit0) == 1 =&gt; flash programming enabled */
-	ldrh 	r3, [r0], #0x02						/* read one half-word from src, increment ptr */
-	strh 	r3, [r1], #0x02						/* write one half-word from src, increment ptr */
+wait_fifo:
+	ldr 	r6, [r2, #0]	/* read wp */
+	cmp 	r6, #0			/* abort if wp == 0 */
+	beq 	exit
+	ldr 	r5, [r2, #4]	/* read rp */
+	cmp 	r5, r6			/* wait until rp != wp */
+	beq 	wait_fifo
+	movs	r6, #1			/* set PG flag to enable flash programming */
+	str 	r6, [r0, #STM32_FLASH_CR_OFFSET]
+	ldrh	r6, [r5], #2	/* &quot;*target_address++ = *rp++&quot; */
+	strh	r6, [r4], #2
 busy:
-	ldr 	r3, [r4, #STM32_FLASH_SR_OFFSET]
-	tst 	r3, #0x01							/* BSY (bit0) == 1 =&gt; operation in progress */
-	beq 	busy								/* wait more... */
-	tst		r3, #0x14							/* PGERR (bit2) == 1 or WRPRTERR (bit4) == 1 =&gt; error */
-	bne		exit								/* fail... */
-	subs	r2, r2, #0x01						/* decrement counter */
-	bne		write_half_word						/* write next half-word if anything left */
+	ldr 	r6, [r0, #STM32_FLASH_SR_OFFSET]	/* wait until BSY flag is reset */
+	tst 	r6, #1
+	bne 	busy
+	tst 	r6, #0x14		/* check the error bits */
+	bne 	error
+	cmp 	r5, r3			/* wrap rp at end of buffer */
+	it  	cs
+	addcs	r5, r2, #8
+	str 	r5, [r2, #4]	/* store rp */
+	subs	r1, r1, #1		/* decrement halfword count */
+	cbz 	r1, exit		/* loop if not done */
+	b		wait_fifo
+error:
+	movs	r0, #0
+	str 	r0, [r2, #2]	/* set rp = 0 on error */
 exit:
-	bkpt	#0x00
-
-STM32_FLASH_BASE: .word 0x40022000				/* base address of FLASH struct */
+	mov		r0, r6			/* return status in r0 */
+	bkpt	#0
diff --git a/src/flash/nor/stm32x.c b/src/flash/nor/stm32x.c
index ef8c2a8..46c60d1 100644
--- a/src/flash/nor/stm32x.c
+++ b/src/flash/nor/stm32x.c
@@ -5,6 +5,9 @@
  *   Copyright (C) 2008 by Spencer Oliver                                  *
  *   <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">spen at spen-soft.co.uk</A>                                                  *
  *                                                                         *
+ *   Copyright (C) 2011 by Andreas Fritiofson                              *
+ *   <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">andreas.fritiofson at gmail.com</A>                                          *
+ *
  *   This program is free software; you can redistribute it and/or modify  *
  *   it under the terms of the GNU General Public License as published by  *
  *   the Free Software Foundation; either version 2 of the License, or     *
@@ -623,34 +626,45 @@ static int stm32x_write_block(struct flash_bank *bank, uint8_t *buffer,
 	uint32_t buffer_size = 16384;
 	struct working_area *source;
 	uint32_t address = bank-&gt;base + offset;
-	struct reg_param reg_params[4];
+	struct reg_param reg_params[5];
 	struct armv7m_algorithm armv7m_info;
 	int retval = ERROR_OK;
 
-	/* see contib/loaders/flash/stm32x.s for src */
+	/* see contrib/loaders/flash/stm32x.S for src */
 
 	static const uint8_t stm32x_flash_write_code[] = {
-									/* #define STM32_FLASH_CR_OFFSET	0x10 */
-									/* #define STM32_FLASH_SR_OFFSET	0x0C */
-									/* write: */
-		0x08, 0x4c,					/* ldr	r4, STM32_FLASH_BASE */
-		0x1c, 0x44,					/* add	r4, r3 */
-									/* write_half_word: */
-		0x01, 0x23,					/* movs	r3, #0x01 */
-		0x23, 0x61,					/* str	r3, [r4, #STM32_FLASH_CR_OFFSET] */
-		0x30, 0xf8, 0x02, 0x3b,		/* ldrh	r3, [r0], #0x02 */
-		0x21, 0xf8, 0x02, 0x3b,		/* strh	r3, [r1], #0x02 */
-									/* busy: */
-		0xe3, 0x68,					/* ldr	r3, [r4, #STM32_FLASH_SR_OFFSET] */
-		0x13, 0xf0, 0x01, 0x0f,		/* tst	r3, #0x01 */
-		0xfb, 0xd0,					/* beq	busy */
-		0x13, 0xf0, 0x14, 0x0f,		/* tst	r3, #0x14 */
-		0x01, 0xd1,					/* bne	exit */
-		0x01, 0x3a,					/* subs	r2, r2, #0x01 */
-		0xf0, 0xd1,					/* bne	write_half_word */
-									/* exit: */
-		0x00, 0xbe,					/* bkpt	#0x00 */
-		0x00, 0x20, 0x02, 0x40,		/* STM32_FLASH_BASE: .word 0x40022000 */
+		/* #define STM32_FLASH_CR_OFFSET 0x10 */
+		/* #define STM32_FLASH_SR_OFFSET 0x0C */
+		/* wait_fifo: */
+			0x16, 0x68,				/* ldr  	r6, [r2, #0] */
+			0x00, 0x2e,				/* cmp  	r6, #0 */
+			0x1a, 0xd0,				/* beq  	exit */
+			0x55, 0x68,				/* ldr  	r5, [r2, #4] */
+			0xb5, 0x42,				/* cmp  	r5, r6 */
+			0xf9, 0xd0,				/* beq  	wait_fifo */
+			0x01, 0x26,				/* movs 	r6, #1 */
+			0x06, 0x61,				/* str  	r6, [r0, #STM32_FLASH_CR_OFFSET] */
+			0x35, 0xf8,	0x02, 0x6b,	/* ldrh 	r6, [r5], #2 */
+			0x24, 0xf8, 0x02, 0x6b,	/* strh 	r6, [r4], #2 */
+		/* busy: */
+			0xc6, 0x68,				/* ldr  	r6, [r0, #STM32_FLASH_SR_OFFSET] */
+			0x16, 0xf0,	0x01, 0x0f,	/* tst  	r6, #1 */
+			0xfb, 0xd1,				/* bne  	busy */
+			0x16, 0xf0,	0x14, 0x0f,	/* tst  	r6, #0x14 */
+			0x07, 0xd1,				/* bne  	error */
+			0x9d, 0x42,				/* cmp  	r5, r3 */
+			0x28, 0xbf,				/* it   	cs */
+			0x02, 0xf1,	0x08, 0x05,	/* addcs	r5, r2, #8 */
+			0x55, 0x60,				/* str  	r5, [r2, #4] */
+			0x01, 0x39,				/* subs 	r1, r1, #1 */
+			0x19, 0xb1,				/* cbz  	r1, exit */
+			0xe4, 0xe7,				/* b    	wait_fifo */
+		/* error: */
+			0x00, 0x20,				/* movs 	r0, #0 */
+			0xc2, 0xf8,	0x02, 0x00,	/* str  	r0, [r2, #2] */
+		/* exit: */
+			0x30, 0x46,				/* mov  	r0, r6 */
+			0x00, 0xbe,				/* bkpt 	#0 */
 	};
 
 	/* flash write code */
@@ -670,6 +684,7 @@ static int stm32x_write_block(struct flash_bank *bank, uint8_t *buffer,
 	while (target_alloc_working_area_try(target, buffer_size, &amp;source) != ERROR_OK)
 	{
 		buffer_size /= 2;
+		buffer_size &amp;= ~3UL; // Make sure it's 4 byte aligned
 		if (buffer_size &lt;= 256)
 		{
 			/* if we already allocated the writing code, but failed to get a
@@ -682,60 +697,152 @@ static int stm32x_write_block(struct flash_bank *bank, uint8_t *buffer,
 		}
 	};
 
+	/* Set up working area. First word is write pointer, second word is read pointer,
+	 * rest is fifo data area. */
+	uint32_t wp_addr = source-&gt;address;
+	uint32_t rp_addr = source-&gt;address + 4;
+	uint32_t fifo_start_addr = source-&gt;address + 8;
+	uint32_t fifo_end_addr = source-&gt;address + source-&gt;size;
+
+	uint32_t wp = fifo_start_addr;
+	uint32_t rp = fifo_start_addr;
+
+	retval = target_write_u32(target, wp_addr, wp);
+	if (retval != ERROR_OK)
+		return retval;
+	retval = target_write_u32(target, rp_addr, rp);
+	if (retval != ERROR_OK)
+		return retval;
+
+	init_reg_param(&amp;reg_params[0], &quot;r0&quot;, 32, PARAM_IN_OUT);	/* flash base (in), status (out) */
+	init_reg_param(&amp;reg_params[1], &quot;r1&quot;, 32, PARAM_OUT);	/* count (halfword-16bit) */
+	init_reg_param(&amp;reg_params[2], &quot;r2&quot;, 32, PARAM_OUT);	/* buffer start */
+	init_reg_param(&amp;reg_params[3], &quot;r3&quot;, 32, PARAM_OUT);	/* buffer end */
+	init_reg_param(&amp;reg_params[4], &quot;r4&quot;, 32, PARAM_IN_OUT);	/* target address */
+
+	buf_set_u32(reg_params[0].value, 0, 32, stm32x_info-&gt;register_base);
+	buf_set_u32(reg_params[1].value, 0, 32, count);
+	buf_set_u32(reg_params[2].value, 0, 32, source-&gt;address);
+	buf_set_u32(reg_params[3].value, 0, 32, source-&gt;address + source-&gt;size);
+	buf_set_u32(reg_params[4].value, 0, 32, address);
+
 	armv7m_info.common_magic = ARMV7M_COMMON_MAGIC;
 	armv7m_info.core_mode = ARMV7M_MODE_ANY;
 
-	init_reg_param(&amp;reg_params[0], &quot;r0&quot;, 32, PARAM_OUT);
-	init_reg_param(&amp;reg_params[1], &quot;r1&quot;, 32, PARAM_OUT);
-	init_reg_param(&amp;reg_params[2], &quot;r2&quot;, 32, PARAM_OUT);
-	init_reg_param(&amp;reg_params[3], &quot;r3&quot;, 32, PARAM_IN_OUT);
+	/* Start up algorithm on target and let it idle while writing the first chunk */
+	if ((retval = target_start_algorithm(target, 0, NULL, 5, reg_params,
+			stm32x_info-&gt;write_algorithm-&gt;address,
+			0,
+			&amp;armv7m_info)) != ERROR_OK)
+	{
+		LOG_ERROR(&quot;error starting stm32x flash write algorithm&quot;);
+		goto cleanup;
+	}
 
 	while (count &gt; 0)
 	{
-		uint32_t thisrun_count = (count &gt; (buffer_size / 2)) ?
-				(buffer_size / 2) : count;
-
-		if ((retval = target_write_buffer(target, source-&gt;address,
-				thisrun_count * 2, buffer)) != ERROR_OK)
+		retval = target_read_u32(target, rp_addr, &amp;rp);
+		if (retval != ERROR_OK)
+		{
+			LOG_ERROR(&quot;failed to get read pointer&quot;);
 			break;
+		}
 
-		buf_set_u32(reg_params[0].value, 0, 32, source-&gt;address);
-		buf_set_u32(reg_params[1].value, 0, 32, address);
-		buf_set_u32(reg_params[2].value, 0, 32, thisrun_count);
-		buf_set_u32(reg_params[3].value, 0, 32, stm32x_info-&gt;register_base - FLASH_REG_BASE_B0);
+		LOG_DEBUG(&quot;count 0x%&quot;PRIx32&quot; wp 0x%&quot;PRIx32&quot; rp 0x%&quot;PRIx32, count, wp, rp);
 
-		if ((retval = target_run_algorithm(target, 0, NULL, 4, reg_params,
-				stm32x_info-&gt;write_algorithm-&gt;address,
-				0,
-				10000, &amp;armv7m_info)) != ERROR_OK)
+		if (rp == 0)
 		{
-			LOG_ERROR(&quot;error executing stm32x flash write algorithm&quot;);
+			LOG_ERROR(&quot;flash write algorithm aborted by target&quot;);
+			retval = ERROR_FLASH_OPERATION_FAILED;
 			break;
 		}
 
-		if (buf_get_u32(reg_params[3].value, 0, 32) &amp; FLASH_PGERR)
+		if ((rp &amp; 1) || rp &lt; fifo_start_addr || rp &gt;= fifo_end_addr)
+		{
+			LOG_ERROR(&quot;corrupted fifo read pointer 0x%&quot;PRIx32, rp);
+			break;
+		}
+
+		/* Count the number of bytes available in the fifo without
+		 * crossing the wrap around. Make sure to not fill it completely,
+		 * because that would make wp == rp and that's the empty condition. */
+		uint32_t thisrun_bytes;
+		if (rp &gt; wp)
+			thisrun_bytes = rp - wp - 2;
+		else if (rp &gt; fifo_start_addr)
+			thisrun_bytes = fifo_end_addr - wp;
+		else
+			thisrun_bytes = fifo_end_addr - wp - 2;
+
+		if (thisrun_bytes == 0)
+		{
+			/* Throttle polling a bit if transfer is (much) faster than flash
+			 * programming. The exact delay shouldn't matter as long as it's
+			 * less than buffer size / flash speed. This is very unlikely to
+			 * run when using high latency connections such as USB. */
+			alive_sleep(10);
+			continue;
+		}
+
+		/* Limit to the amount of data we actually want to write */
+		if (thisrun_bytes &gt; count * 2)
+			thisrun_bytes = count * 2;
+
+		/* Write data to fifo */
+		retval = target_write_buffer(target, wp, thisrun_bytes, buffer);
+		if (retval != ERROR_OK)
+			break;
+
+		/* Update counters and wrap write pointer */
+		buffer += thisrun_bytes;
+		count -= thisrun_bytes / 2;
+		wp += thisrun_bytes;
+		if (wp &gt;= fifo_end_addr)
+			wp = fifo_start_addr;
+
+		/* Store updated write pointer to target */
+		retval = target_write_u32(target, wp_addr, wp);
+		if (retval != ERROR_OK)
+			break;
+	}
+
+	if (retval != ERROR_OK)
+	{
+		/* abort flash write algorithm on target */
+		target_write_u32(target, wp_addr, 0);
+	}
+
+	int retval2;
+	if ((retval2 = target_wait_algorithm(target, 0, NULL, 5, reg_params,
+			0,
+			10000,
+			&amp;armv7m_info)) != ERROR_OK)
+	{
+		LOG_ERROR(&quot;error waiting for stm32x flash write algorithm&quot;);
+		retval = retval2;
+	}
+
+	if (retval == ERROR_FLASH_OPERATION_FAILED)
+	{
+		LOG_ERROR(&quot;flash write failed at address 0x%&quot;PRIx32,
+				buf_get_u32(reg_params[4].value, 0, 32));
+
+		if (buf_get_u32(reg_params[0].value, 0, 32) &amp; FLASH_PGERR)
 		{
 			LOG_ERROR(&quot;flash memory not erased before writing&quot;);
 			/* Clear but report errors */
 			target_write_u32(target, STM32_FLASH_SR_B0, FLASH_PGERR);
-			retval = ERROR_FAIL;
-			break;
 		}
 
-		if (buf_get_u32(reg_params[3].value, 0, 32) &amp; FLASH_WRPRTERR)
+		if (buf_get_u32(reg_params[0].value, 0, 32) &amp; FLASH_WRPRTERR)
 		{
 			LOG_ERROR(&quot;flash memory write protected&quot;);
 			/* Clear but report errors */
 			target_write_u32(target, STM32_FLASH_SR_B0, FLASH_WRPRTERR);
-			retval = ERROR_FAIL;
-			break;
 		}
-
-		buffer += thisrun_count * 2;
-		address += thisrun_count * 2;
-		count -= thisrun_count;
 	}
 
+cleanup:
 	target_free_working_area(target, source);
 	target_free_working_area(target, stm32x_info-&gt;write_algorithm);
 
@@ -743,6 +850,7 @@ static int stm32x_write_block(struct flash_bank *bank, uint8_t *buffer,
 	destroy_reg_param(&amp;reg_params[1]);
 	destroy_reg_param(&amp;reg_params[2]);
 	destroy_reg_param(&amp;reg_params[3]);
+	destroy_reg_param(&amp;reg_params[4]);
 
 	return retval;
 }
-- 
1.7.4.1


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020315.html">[Openocd-development] [PATCH 4/5] stm32x: use register base instead	of register offset
</A></li>
	<LI>Next message: <A HREF="020325.html">[Openocd-development] OpenOCD ticket 34 / usb_bulk_read failed
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20316">[ date ]</a>
              <a href="thread.html#20316">[ thread ]</a>
              <a href="subject.html#20316">[ subject ]</a>
              <a href="author.html#20316">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
