Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Fri Nov 24 17:01:33 2023
| Host              : NEPT138 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CONV_timing_summary_routed.rpt -pb CONV_timing_summary_routed.pb -rpx CONV_timing_summary_routed.rpx -warn_on_violation
| Design            : CONV
| Device            : xcku5p-ffvd900
| Speed File        : -1L  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (17)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  125          inf        0.000                      0                  125           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONV_oData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.880ns  (logic 2.624ns (67.626%)  route 1.256ns (32.374%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[8]/C
    SLICE_X43Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  CONV_oData_reg[8]/Q
                         net (fo=1, routed)           1.256     1.353    CONV_oData_OBUF[8]
    E14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.527     3.880 r  CONV_oData_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.880    CONV_oData[8]
    E14                                                               r  CONV_oData[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.799ns  (logic 2.635ns (69.362%)  route 1.164ns (30.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[4]/C
    SLICE_X43Y202        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CONV_oData_reg[4]/Q
                         net (fo=1, routed)           1.164     1.260    CONV_oData_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.539     3.799 r  CONV_oData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.799    CONV_oData[4]
    C14                                                               r  CONV_oData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.729ns  (logic 2.633ns (70.607%)  route 1.096ns (29.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[6]/C
    SLICE_X43Y202        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  CONV_oData_reg[6]/Q
                         net (fo=1, routed)           1.096     1.195    CONV_oData_OBUF[6]
    D13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.534     3.729 r  CONV_oData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.729    CONV_oData[6]
    D13                                                               r  CONV_oData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 2.645ns (71.451%)  route 1.057ns (28.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[2]/C
    SLICE_X43Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CONV_oData_reg[2]/Q
                         net (fo=1, routed)           1.057     1.153    CONV_oData_OBUF[2]
    B12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.549     3.702 r  CONV_oData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.702    CONV_oData[2]
    B12                                                               r  CONV_oData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 2.636ns (71.320%)  route 1.060ns (28.680%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[5]/C
    SLICE_X43Y202        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  CONV_oData_reg[5]/Q
                         net (fo=1, routed)           1.060     1.157    CONV_oData_OBUF[5]
    B13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.539     3.696 r  CONV_oData_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.696    CONV_oData[5]
    B13                                                               r  CONV_oData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.643ns  (logic 2.632ns (72.252%)  route 1.011ns (27.748%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[7]/C
    SLICE_X43Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CONV_oData_reg[7]/Q
                         net (fo=1, routed)           1.011     1.107    CONV_oData_OBUF[7]
    C13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.536     3.643 r  CONV_oData_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.643    CONV_oData[7]
    C13                                                               r  CONV_oData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.642ns  (logic 2.641ns (72.516%)  route 1.001ns (27.484%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[0]/C
    SLICE_X43Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CONV_oData_reg[0]/Q
                         net (fo=1, routed)           1.001     1.097    CONV_oData_OBUF[0]
    A14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.545     3.642 r  CONV_oData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.642    CONV_oData[0]
    A14                                                               r  CONV_oData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.562ns  (logic 2.644ns (74.227%)  route 0.918ns (25.773%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[1]/C
    SLICE_X43Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  CONV_oData_reg[1]/Q
                         net (fo=1, routed)           0.918     1.017    CONV_oData_OBUF[1]
    A13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.545     3.562 r  CONV_oData_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.562    CONV_oData[1]
    A13                                                               r  CONV_oData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.509ns  (logic 2.648ns (75.466%)  route 0.861ns (24.534%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE                         0.000     0.000 r  CONV_oData_reg[3]/C
    SLICE_X43Y202        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  CONV_oData_reg[3]/Q
                         net (fo=1, routed)           0.861     0.960    CONV_oData_OBUF[3]
    A12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.549     3.509 r  CONV_oData_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.509    CONV_oData[3]
    A12                                                               r  CONV_oData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CONV_oData_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.649ns  (logic 1.256ns (47.402%)  route 1.394ns (52.598%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    A17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.082     1.082 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.082    reset_IBUF_inst/OUT
    A17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.082 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          1.086     2.168    reset_IBUF
    SLICE_X43Y204        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.342 r  CONV_oData[8]_i_2/O
                         net (fo=9, routed)           0.308     2.649    CONV_oData[8]_i_2_n_0
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nextstate_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE                         0.000     0.000 r  nextstate_reg[3]/C
    SLICE_X43Y205        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  nextstate_reg[3]/Q
                         net (fo=2, routed)           0.025     0.064    nextstate_reg_n_0_[3]
    SLICE_X43Y205        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.078 r  nextstate[3]_i_1/O
                         net (fo=1, routed)           0.016     0.094    nextstate[3]_i_1_n_0
    SLICE_X43Y205        FDRE                                         r  nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oDatareg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y203        FDRE                         0.000     0.000 r  CONV_oDatareg_reg[7]/C
    SLICE_X43Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CONV_oDatareg_reg[7]/Q
                         net (fo=1, routed)           0.062     0.101    CONV_oDatareg[7]
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oDatareg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y203        FDRE                         0.000     0.000 r  CONV_oDatareg_reg[5]/C
    SLICE_X43Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CONV_oDatareg_reg[5]/Q
                         net (fo=1, routed)           0.064     0.103    CONV_oDatareg[5]
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oDatareg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y203        FDRE                         0.000     0.000 r  CONV_oDatareg_reg[0]/C
    SLICE_X43Y203        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CONV_oDatareg_reg[0]/Q
                         net (fo=1, routed)           0.067     0.106    CONV_oDatareg[0]
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.061ns (56.679%)  route 0.047ns (43.321%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X43Y205        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  state_reg[1]/Q
                         net (fo=13, routed)          0.031     0.070    state[1]
    SLICE_X43Y205        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.092 r  state[3]_i_1/O
                         net (fo=1, routed)           0.016     0.108    state[3]_i_1_n_0
    SLICE_X43Y205        FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nextstate_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.062ns (55.432%)  route 0.050ns (44.568%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE                         0.000     0.000 r  nextstate_reg[2]/C
    SLICE_X44Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  nextstate_reg[2]/Q
                         net (fo=2, routed)           0.029     0.068    nextstate_reg_n_0_[2]
    SLICE_X44Y204        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.091 r  nextstate[2]_i_1/O
                         net (fo=1, routed)           0.021     0.112    nextstate[2]_i_1_n_0
    SLICE_X44Y204        FDRE                                         r  nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.115ns  (logic 0.077ns (66.737%)  route 0.038ns (33.263%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE                         0.000     0.000 r  state_reg[3]/C
    SLICE_X43Y205        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  state_reg[3]/Q
                         net (fo=13, routed)          0.032     0.071    state[3]
    SLICE_X43Y205        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.038     0.109 r  nextstate[1]_i_1/O
                         net (fo=1, routed)           0.006     0.115    nextstate[1]_i_1_n_0
    SLICE_X43Y205        FDSE                                         r  nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.075ns (63.672%)  route 0.043ns (36.328%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X44Y204        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  state_reg[2]/Q
                         net (fo=13, routed)          0.035     0.074    state[2]
    SLICE_X44Y204        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     0.110 r  state[0]_i_1/O
                         net (fo=1, routed)           0.008     0.118    state[0]_i_1_n_0
    SLICE_X44Y204        FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oDatareg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y203        FDRE                         0.000     0.000 r  CONV_oDatareg_reg[1]/C
    SLICE_X43Y203        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CONV_oDatareg_reg[1]/Q
                         net (fo=1, routed)           0.080     0.119    CONV_oDatareg[1]
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_oDatareg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONV_oData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y203        FDRE                         0.000     0.000 r  CONV_oDatareg_reg[3]/C
    SLICE_X43Y203        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CONV_oDatareg_reg[3]/Q
                         net (fo=1, routed)           0.081     0.120    CONV_oDatareg[3]
    SLICE_X43Y202        FDRE                                         r  CONV_oData_reg[3]/D
  -------------------------------------------------------------------    -------------------





