INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/CO_project3/CO_project3.sim/sim_1/synth/func/xsim/tb_pipeline_mips_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_core
INFO: [VRFC 10-311] analyzing module prefetch_fifo
INFO: [VRFC 10-311] analyzing module top_pipeline
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/CO_project3/CO_project3.srcs/sources_1/new/pipeline_with_prefetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_imem
INFO: [VRFC 10-311] analyzing module prefetch_fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'prefetch_fifo' [C:/Users/DELL/CO_project3/CO_project3.srcs/sources_1/new/pipeline_with_prefetch.v:54]
INFO: [VRFC 10-311] analyzing module prefetch_engine
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module pipeline_core
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pipeline_core' [C:/Users/DELL/CO_project3/CO_project3.srcs/sources_1/new/pipeline_with_prefetch.v:271]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/CO_project3/CO_project3.srcs/sim_1/new/tb_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipeline_mips
