$date
	Thu Oct 17 14:44:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nand_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z'
1&
1%
0$
0#
0"
1!
$end
#120000
0'
1#
#130000
z'
0#
1!
1&
1"
#140000
0!
0&
0'
1#
#150000
