{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610309916216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610309916217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 23:48:36 2021 " "Processing started: Sun Jan 10 23:48:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610309916217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309916217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309916217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610309916817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610309916817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom_bb.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309934855 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Rom Rom.v(40) " "Verilog HDL error at Rom.v(40): module \"Rom\" cannot be declared more than once" {  } { { "Rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1610309934857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Rom Rom_bb.v(35) " "HDL info at Rom_bb.v(35): see declaration for object \"Rom\"" {  } { { "Rom_bb.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610309934857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 0 0 " "Found 0 design units, including 0 entities, in source file rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309934857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert Invert DataPath.sv(104) " "Verilog HDL Declaration information at DataPath.sv(104): object \"invert\" differs only in case from object \"Invert\" in the same scope" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610309934859 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux DataPath.sv " "Entity \"Mux\" obtained from \"DataPath.sv\" instead of from Quartus Prime megafunction library" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 89 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1610309934860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 10 10 " "Found 10 design units, including 10 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyData " "Found entity 2: MyData" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mult " "Found entity 4: Mult" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reg " "Found entity 5: Reg" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "6 RegWithInit1 " "Found entity 6: RegWithInit1" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux " "Found entity 7: Mux" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "8 Cmp " "Found entity 8: Cmp" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "9 Inverter " "Found entity 9: Inverter" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder " "Found entity 10: Adder" {  } { { "DataPath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610309934860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309934860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610309935014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 10 23:48:55 2021 " "Processing ended: Sun Jan 10 23:48:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610309935014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610309935014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610309935014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309935014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610309935719 ""}
