

================================================================
== Vitis HLS Report for 'ClefiaKeySet128'
================================================================
* Date:           Tue Dec  6 21:01:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      236|      236|  2.360 us|  2.360 us|  236|  236|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309       |ClefiaKeySet128_Pipeline_ClefiaGfn4_label3       |       80|       80|  0.800 us|  0.800 us|   80|   80|       no|
        |grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335  |ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7  |      147|      147|  1.470 us|  1.470 us|  147|  147|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    2112|   3203|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    382|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    0|    2188|   3585|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309       |ClefiaKeySet128_Pipeline_ClefiaGfn4_label3       |        4|   0|  1716|  1803|    0|
    |grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335  |ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7  |        0|   0|   396|  1400|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        4|   0|  2112|  3203|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |con128_U  |ClefiaKeySet128_con128_ROM_AUTO_1R  |        3|  0|   0|    0|   240|    8|     1|         1920|
    +----------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                    |        3|  0|   0|    0|   240|    8|     1|         1920|
    +----------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  59|         11|    1|         11|
    |con128_address0  |  14|          3|    8|         24|
    |con128_ce0       |  14|          3|    1|          3|
    |con128_ce1       |   9|          2|    1|          2|
    |con128_ce2       |   9|          2|    1|          2|
    |con128_ce3       |   9|          2|    1|          2|
    |rk_address0      |  53|         10|    8|         80|
    |rk_address1      |  53|         10|    8|         80|
    |rk_ce0           |  14|          3|    1|          3|
    |rk_ce1           |  14|          3|    1|          3|
    |rk_d0            |  53|         10|    8|         80|
    |rk_d1            |  53|         10|    8|         80|
    |rk_we0           |  14|          3|    1|          3|
    |rk_we1           |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 382|         75|   49|        376|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  10|   0|   10|          0|
    |fin_10_loc_fu_80                                                         |   8|   0|    8|          0|
    |fin_11_loc_fu_76                                                         |   8|   0|    8|          0|
    |fin_4_loc_fu_104                                                         |   8|   0|    8|          0|
    |fin_5_loc_fu_100                                                         |   8|   0|    8|          0|
    |fin_6_loc_fu_96                                                          |   8|   0|    8|          0|
    |fin_7_loc_fu_92                                                          |   8|   0|    8|          0|
    |fin_8_loc_fu_88                                                          |   8|   0|    8|          0|
    |fin_9_loc_fu_84                                                          |   8|   0|    8|          0|
    |grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg       |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  76|   0|   76|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_we0       |  out|    1|   ap_memory|               rk|         array|
|rk_d0        |  out|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_we1       |  out|    1|   ap_memory|               rk|         array|
|rk_d1        |  out|    8|   ap_memory|               rk|         array|
+-------------+-----+-----+------------+-----------------+--------------+

