

================================================================
== Report Version
================================================================
* Tool:          AutoPilot - High-Level Synthesis System (C, C++, SystemC)
* Version:       2010.a.3
* Build date:    Thu Oct 14 12:15:53 PM 2010
* Copyright (C): 2006-2010 AutoESL Design Technologies, Inc.


================================================================
== General Information
================================================================
* Project:  segmentation_acc
* Solution: solution1
* Date:     Fri Apr  1 00:27:59 2011



================================================================
== User Assignments
================================================================
* Target platform:          DefaultPlatform ( virtex6 virtex6_fpv5 fsl plb46 )
* Target device:            xc6vlx240t:ff1156:-1
* Model name:               write_r
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   1.25


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 8.75
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    4360
    * Average-case latency: 4360
    * Worst-case latency:   4360
+ Summary of loop latency (clock cycles): 
    + Loop-1: 
        * Trip count:     4356
        * Latency:        4359
        * Pipeline II:    1
        * Pipeline depth: 4


================================================================
== Area Estimates
================================================================
* Summary: 
+---+-------------+-------+-----+-----+
| ID|         Name| DSP48E|   FF|  LUT|
+---+-------------+-------+-----+-----+
|  0|    Component|      -|    -|    -|
|  1|   Expression|      1|    0|  124|
|  2|         FIFO|      -|    -|    -|
|  3|       Memory|      -|    -|    -|
|  4|  Multiplexer|      -|    -|   56|
|  5|     Register|      -|  153|    -|
+---+-------------+-------+-----+-----+
|  -|        Total|      1|  153|  180|
+---+-------------+-------+-----+-----+

* Utilization: 
(Target device: xc6vlx240t:ff1156:-1)
+---+--------+-----+----------+----------------+
| ID|    Name| Used| Available| Utilization (%)|
+---+--------+-----+----------+----------------+
|  0|    BRAM|    0|       832|               0|
|  1|  DSP48E|    1|       768|              ~0|
|  2|      FF|  153|    301440|              ~0|
|  3|     LUT|  180|    150720|              ~0|
|  4|   SLICE|    0|     37680|               0|
+---+--------+-----+----------+----------------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-----------------------------------+----+----+---+-------+---+----+
    | ID|                               Name|  P0|  P1| P2| DSP48E| FF| LUT|
    +---+-----------------------------------+----+----+---+-------+---+----+
    |  0|             ap_sig_bdd_59 ( and ) |   1|   1|  -|      -|  0|   1|
    |  1|        array_addr_fu_199_p2 ( + ) |  13|  13|  -|      -|  0|  14|
    |  2|      exitcond1_fu_128_p2 ( icmp ) |   7|   7|  -|      -|  0|   3|
    |  3|       exitcond_fu_110_p2 ( icmp ) |  13|  13|  -|      -|  0|   5|
    |  4|        i_mid_fu_142_p3 ( Select ) |   1|   7|  7|      -|  0|   7|
    |  5|        indvar_next1_reg_255 ( + ) |   7|   7|  -|      -|  0|   7|
    |  6|  indvar_next4_dup_fu_122_p2 ( + ) |   7|   7|  -|      -|  0|   7|
    |  7|         indvar_next_reg_235 ( + ) |  13|  13|  -|      -|  0|  14|
    |  8|        j_mid_fu_134_p3 ( Select ) |   1|   7|  7|      -|  0|   7|
    |  9|              tmp1_fu_166_p2 ( + ) |  13|  13|  -|      -|  0|  14|
    | 10|              tmp2_fu_180_p2 ( + ) |  20|  20|  -|      -|  0|  21|
    | 11|                tmp3_reg_245 ( + ) |  21|  21|  -|      -|  0|  22|
    | 12|               tmp_fu_100_p2 ( * ) |   6|  19|  -|      1|  0|   2|
    +---+-----------------------------------+----+----+---+-------+---+----+
    |  -|                              Total| 123| 148| 14|      1|  0| 124|
    +---+-----------------------------------+----+----+---+-------+---+----+

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    +---+-----------------------------+-----+-----+------+----+
    | ID|                         Name| Size| Bits| Count| LUT|
    +---+-----------------------------+-----+-----+------+----+
    |  0|                    ap_NS_fsm|    5|    2|    10|   2|
    |  1|               i_phi_fu_77_p4|    2|    7|    14|   7|
    |  2|                     i_reg_73|    2|    7|    14|   7|
    |  3|  indvar_flatten_phi_fu_66_p4|    2|   13|    26|  13|
    |  4|        indvar_flatten_reg_62|    2|   13|    26|  13|
    |  5|               j_phi_fu_88_p4|    2|    7|    14|   7|
    |  6|                     j_reg_84|    2|    7|    14|   7|
    +---+-----------------------------+-----+-----+------+----+
    |  -|                        Total|   17|   56|   118|  56|
    +---+-----------------------------+-----+-----+------+----+

    * Register: 
    +---+---------------------------------------+-----+-------+----+
    | ID|                                   Name| Bits| Consts|  FF|
    +---+---------------------------------------+-----+-------+----+
    |  0|                              ap_CS_fsm|    2|      0|   2|
    |  1|                  ap_reg_ppiten_pp0_it0|    1|      0|   1|
    |  2|                  ap_reg_ppiten_pp0_it1|    1|      0|   1|
    |  3|                  ap_reg_ppiten_pp0_it2|    1|      0|   1|
    |  4|                  ap_reg_ppiten_pp0_it3|    1|      0|   1|
    |  5|  ap_reg_ppstg_exitcond_reg_231_pp0_it1|    1|      0|   1|
    |  6|      ap_reg_ppstg_tmp3_reg_245_pp0_it1|   21|      0|  21|
    |  7|                     array_load_reg_260|   32|      0|  32|
    |  8|                       exitcond_reg_231|    1|      0|   1|
    |  9|                          i_mid_reg_240|    7|      0|   7|
    | 10|                               i_reg_73|    7|      0|   7|
    | 11|                  indvar_flatten_reg_62|   13|      0|  13|
    | 12|                   indvar_next1_reg_255|    7|      0|   7|
    | 13|                    indvar_next_reg_235|   13|      0|  13|
    | 14|                               j_reg_84|    7|      0|   7|
    | 15|                      tmp1_cast_reg_226|   20|      3|  17|
    | 16|                           tmp3_reg_245|   21|      0|  21|
    +---+---------------------------------------+-----+-------+----+
    |  -|                                  Total|  156|      3| 153|
    +---+---------------------------------------+-----+-------+----+

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   17|   56|   118|
+---+--------------+-----+-----+------+
|  -|         Total|   17|   56|   118|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    12|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     5|
|  5|     Register|    15|
+---+-------------+------+
|  -|        Total|    32|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   153|
+---+--------------+------+
|  -|         Total|   153|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|   Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|    write|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|        -|             -|     -|           -|         -|   in|    1|
|  2|           ap_start|        -|             -|     -|           -|         -|   in|    1|
|  3|            ap_done|        -|             -|     -|           -|         -|  out|    1|
|  4|            ap_idle|        -|             -|     -|           -|         -|  out|    1|
|  5|      bus_r_req_din|        -|             -|     -|           -|         -|  out|    1|
|  6|   bus_r_req_full_n|        -|             -|     -|           -|         -|   in|    1|
|  7|    bus_r_req_write|        -|             -|     -|           -|         -|  out|    1|
|  8|     bus_r_rsp_dout|        -|             -|     -|           -|         -|   in|    1|
|  9|  bus_r_rsp_empty_n|        -|             -|     -|           -|         -|   in|    1|
| 10|     bus_r_rsp_read|        -|             -|     -|           -|         -|  out|    1|
| 11|      bus_r_address|        -|             -|     -|           -|         -|  out|   32|
| 12|       bus_r_datain|        -|             -|     -|           -|         -|   in|   32|
| 13|      bus_r_dataout|        -|             -|     -|           -|         -|  out|   32|
| 14|         bus_r_size|        -|             -|     -|           -|         -|  out|   32|
| 15|              index|    index|        scalar|     -|           -|         -|   in|    6|
| 16|   array_r_address0|  array_r|         array|     -|           -|         -|  out|   13|
| 17|        array_r_ce0|        -|             -|     -|           -|         -|  out|    1|
| 18|         array_r_q0|        -|             -|     -|           -|         -|   in|   32|
+---+-------------------+---------+--------------+------+------------+----------+-----+-----+

