#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar 14 22:18:50 2018
# Process ID: 3142
# Current directory: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1
# Command line: vivado -log vcnnbd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vcnnbd_wrapper.tcl -notrace
# Log file: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper.vdi
# Journal file: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vcnnbd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gokul/playground/ece594bb/fpgacc/vcnn/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'vcnnbd_blk_mem_gen_1_0' generated file not found '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_blk_mem_gen_1_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_lite_slave_0_2/vcnnbd_axi_lite_slave_0_2.dcp' for cell 'vcnnbd_i/axi_lite_slave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_smc_0/vcnnbd_axi_smc_0.dcp' for cell 'vcnnbd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_0/vcnnbd_conv1l_top_0_0.dcp' for cell 'vcnnbd_i/conv1l_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_bram_ctrl_0_0/vcnnbd_axi_bram_ctrl_0_0.dcp' for cell 'vcnnbd_i/input_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_blk_mem_gen_0_0/vcnnbd_blk_mem_gen_0_0.dcp' for cell 'vcnnbd_i/input_bram_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_weight_bram_0/vcnnbd_weight_bram_0.dcp' for cell 'vcnnbd_i/output_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_blk_mem_gen_1_0/vcnnbd_blk_mem_gen_1_0.dcp' for cell 'vcnnbd_i/output_bram_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_processing_system7_0_0/vcnnbd_processing_system7_0_0.dcp' for cell 'vcnnbd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_rst_ps7_0_100M_0/vcnnbd_rst_ps7_0_100M_0.dcp' for cell 'vcnnbd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_bram_ctrl_0_1/vcnnbd_axi_bram_ctrl_0_1.dcp' for cell 'vcnnbd_i/weight_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_blk_mem_gen_0_1/vcnnbd_blk_mem_gen_0_1.dcp' for cell 'vcnnbd_i/weight_bram_mem'
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_processing_system7_0_0/vcnnbd_processing_system7_0_0.xdc] for cell 'vcnnbd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_processing_system7_0_0/vcnnbd_processing_system7_0_0.xdc] for cell 'vcnnbd_i/processing_system7_0/inst'
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_smc_0/bd_2/ip/ip_45/bd_cc5a_psr_aclk_0_board.xdc] for cell 'vcnnbd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_smc_0/bd_2/ip/ip_45/bd_cc5a_psr_aclk_0_board.xdc] for cell 'vcnnbd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_smc_0/bd_2/ip/ip_45/bd_cc5a_psr_aclk_0.xdc] for cell 'vcnnbd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_axi_smc_0/bd_2/ip/ip_45/bd_cc5a_psr_aclk_0.xdc] for cell 'vcnnbd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_rst_ps7_0_100M_0/vcnnbd_rst_ps7_0_100M_0_board.xdc] for cell 'vcnnbd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_rst_ps7_0_100M_0/vcnnbd_rst_ps7_0_100M_0_board.xdc] for cell 'vcnnbd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_rst_ps7_0_100M_0/vcnnbd_rst_ps7_0_100M_0.xdc] for cell 'vcnnbd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_rst_ps7_0_100M_0/vcnnbd_rst_ps7_0_100M_0.xdc] for cell 'vcnnbd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[0]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[1]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[2]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[3]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[4]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[5]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[6]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[7]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[8]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[9]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[10]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[11]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[12]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[13]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[14]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr[15]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[0]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[1]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[2]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[3]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[4]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[5]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[6]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[7]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[8]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[9]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[10]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[11]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[12]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[13]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[14]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/B[15]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[0]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[1]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[2]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[3]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[4]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[5]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[6]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[7]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[8]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[9]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[10]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[11]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[12]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[13]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[14]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/P[15]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[0]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[1]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[2]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[3]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[4]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[5]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[6]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[7]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[8]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[9]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[10]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[11]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[12]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[13]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[14]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/A[15]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/weight_bram_mem/rsta'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:6]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/weight_bram_mem/rstb'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:7]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/output_bram_mem/rsta'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/output_bram_mem/rstb'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/inst/multadd_l1_inst0/CE'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'vcnnbd_i/conv1l_top_0/output_bram_wr_wen[0]'. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc:13]
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/constrs_1/new/vcnnbd_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'vcnnbd_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 447 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 433 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 14 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1604.773 ; gain = 474.688 ; free physical = 4525 ; free virtual = 6954
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1670.797 ; gain = 66.023 ; free physical = 4513 ; free virtual = 6942
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "372b3b35d8257aa3".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "4329e37cc4115186".
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2174.430 ; gain = 0.000 ; free physical = 1903 ; free virtual = 4623
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17945ba22

Time (s): cpu = 00:00:48 ; elapsed = 00:03:25 . Memory (MB): peak = 2174.430 ; gain = 55.141 ; free physical = 1902 ; free virtual = 4622
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 37 inverter(s) to 174 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 168f3afe6

Time (s): cpu = 00:00:52 ; elapsed = 00:03:27 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1873 ; free virtual = 4593
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 147 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Phase 3 Constant propagation | Checksum: 1696aa5e3

Time (s): cpu = 00:00:52 ; elapsed = 00:03:28 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1860 ; free virtual = 4580
INFO: [Opt 31-389] Phase Constant propagation created 163 cells and removed 1855 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14e3f92f6

Time (s): cpu = 00:00:56 ; elapsed = 00:03:32 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1894 ; free virtual = 4587
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3687 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14e3f92f6

Time (s): cpu = 00:00:57 ; elapsed = 00:03:32 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1863 ; free virtual = 4563
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 14e3f92f6

Time (s): cpu = 00:00:57 ; elapsed = 00:03:32 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1863 ; free virtual = 4563
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2198.430 ; gain = 0.000 ; free physical = 1863 ; free virtual = 4563
Ending Logic Optimization Task | Checksum: 14e3f92f6

Time (s): cpu = 00:00:57 ; elapsed = 00:03:32 . Memory (MB): peak = 2198.430 ; gain = 79.141 ; free physical = 1863 ; free virtual = 4563

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 104710dd1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1829 ; free virtual = 4533
Ending Power Optimization Task | Checksum: 104710dd1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2622.984 ; gain = 424.555 ; free physical = 1842 ; free virtual = 4547
52 Infos, 71 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:03:43 . Memory (MB): peak = 2622.984 ; gain = 1018.211 ; free physical = 1842 ; free virtual = 4547
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1840 ; free virtual = 4548
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_opt.dcp' has been generated.
Command: report_drc -file vcnnbd_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: vcnnbd_i/input_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/input_bram_rd_adddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_adddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: vcnnbd_i/weight_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/weight_bram_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_12) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/ap_running_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_12) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_wen_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEBWE[0] (net: vcnnbd_i/output_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]) which is driven by a register (vcnnbd_i/conv1l_top_0/inst/output_bram_wr_wen_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2159 ; free virtual = 4870
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dbd15d41

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2159 ; free virtual = 4870
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2159 ; free virtual = 4870

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b47e317

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2139 ; free virtual = 4851

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154f39617

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2108 ; free virtual = 4820

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154f39617

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2106 ; free virtual = 4819
Phase 1 Placer Initialization | Checksum: 154f39617

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2106 ; free virtual = 4819

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b3332683

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2091 ; free virtual = 4804

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3332683

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2092 ; free virtual = 4805

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143b6f782

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2080 ; free virtual = 4794

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a9b64ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2079 ; free virtual = 4793

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d2e7793f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2079 ; free virtual = 4793

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 183413381

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2079 ; free virtual = 4793

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11e4dc9a0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2076 ; free virtual = 4790

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10d495bf9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 2023 ; free virtual = 4738

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11a364a36

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4713

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16a71f935

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4713

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2378c03d4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1979 ; free virtual = 4711
Phase 3 Detail Placement | Checksum: 2378c03d4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1979 ; free virtual = 4711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c4acd76e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c4acd76e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1977 ; free virtual = 4709
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.171. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a70677d5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4563
Phase 4.1 Post Commit Optimization | Checksum: 1a70677d5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1825 ; free virtual = 4557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a70677d5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1819 ; free virtual = 4552

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a70677d5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1809 ; free virtual = 4542

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c1d093f3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1801 ; free virtual = 4535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c1d093f3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1792 ; free virtual = 4527
Ending Placer Task | Checksum: 11445c336

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1795 ; free virtual = 4542
71 Infos, 108 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1760 ; free virtual = 4530
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1697 ; free virtual = 4485
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1616 ; free virtual = 4405
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1623 ; free virtual = 4412
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1622 ; free virtual = 4412
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f61e032c ConstDB: 0 ShapeSum: 1e27c00a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cf2b6b78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1543 ; free virtual = 4334

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cf2b6b78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1540 ; free virtual = 4331

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cf2b6b78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1509 ; free virtual = 4300

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cf2b6b78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1509 ; free virtual = 4301
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: da451396

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1485 ; free virtual = 4276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.115 | TNS=-109.986| WHS=-0.305 | THS=-690.787|

Phase 2 Router Initialization | Checksum: bdf1a8a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1487 ; free virtual = 4278

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bdf7e711

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1617 ; free virtual = 4409

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1630
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.670 | TNS=-137.849| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28c43e4dd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1621 ; free virtual = 4400

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.607 | TNS=-135.625| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15b539678

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1621 ; free virtual = 4400

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.740 | TNS=-138.081| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13fcf88f7

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1678 ; free virtual = 4423
Phase 4 Rip-up And Reroute | Checksum: 13fcf88f7

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1677 ; free virtual = 4423

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17014449b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1677 ; free virtual = 4423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.492 | TNS=-132.102| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 190ae4d23

Time (s): cpu = 00:01:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1677 ; free virtual = 4422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190ae4d23

Time (s): cpu = 00:01:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1677 ; free virtual = 4422
Phase 5 Delay and Skew Optimization | Checksum: 190ae4d23

Time (s): cpu = 00:01:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1677 ; free virtual = 4422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b6022c7

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1676 ; free virtual = 4421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.415 | TNS=-130.838| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15cf3589e

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1676 ; free virtual = 4421
Phase 6 Post Hold Fix | Checksum: 15cf3589e

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1678 ; free virtual = 4423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.37113 %
  Global Horizontal Routing Utilization  = 3.01952 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d890fb81

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1682 ; free virtual = 4427

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d890fb81

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1681 ; free virtual = 4426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1782a766e

Time (s): cpu = 00:02:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1680 ; free virtual = 4426

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.415 | TNS=-130.838| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1782a766e

Time (s): cpu = 00:02:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1682 ; free virtual = 4427
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1721 ; free virtual = 4467

Routing Is Done.
85 Infos, 109 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1766 ; free virtual = 4582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2622.984 ; gain = 0.000 ; free physical = 1732 ; free virtual = 4575
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_routed.dcp' has been generated.
Command: report_drc -file vcnnbd_wrapper_drc_routed.rpt -pb vcnnbd_wrapper_drc_routed.pb -rpx vcnnbd_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file vcnnbd_wrapper_methodology_drc_routed.rpt -rpx vcnnbd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/impl_1/vcnnbd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file vcnnbd_wrapper_power_routed.rpt -pb vcnnbd_wrapper_power_summary_routed.pb -rpx vcnnbd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 109 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 22:27:56 2018...
