<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Demand Paging with Address Translation Cache Project | Niko Perry</title>
  <link rel="stylesheet" href="../../style.css">
  <style>
    .project-header {
      background: linear-gradient(135deg, #9b59b6, #8e44ad);
      color: white;
      padding: 3rem 0;
      text-align: center;
    }
    
    .project-content {
      max-width: 800px;
      margin: 2rem auto;
      padding: 2rem;
      background: white;
      border-radius: 8px;
      box-shadow: 0 2px 8px rgba(0,0,0,0.1);
    }
    
    .back-link {
      display: inline-block;
      margin-bottom: 2rem;
      color: #9b59b6;
      text-decoration: none;
      font-weight: bold;
    }
    
    .back-link:hover {
      text-decoration: underline;
    }
    
    .project-image {
      width: 100%;
      max-width: 600px;
      height: 300px;
      object-fit: cover;
      border-radius: 8px;
      margin: 1rem 0;
    }
    
    .tech-stack {
      display: flex;
      flex-wrap: wrap;
      gap: 0.5rem;
      margin: 1rem 0;
    }
    
    .tech-tag {
      background: #9b59b6;
      color: white;
      padding: 0.5rem 1rem;
      border-radius: 20px;
      font-size: 0.9rem;
      font-weight: bold;
    }
    
    .github-button {
      display: inline-block;
      background: #333;
      color: white;
      padding: 1rem 2rem;
      text-decoration: none;
      border-radius: 5px;
      font-weight: bold;
      margin-top: 1rem;
      transition: background 0.3s ease;
    }
    
    .github-button:hover {
      background: #555;
    }
    
    .code-block {
      background: #f8f9fa;
      border: 1px solid #e9ecef;
      border-radius: 5px;
      padding: 1rem;
      margin: 1rem 0;
      font-family: 'Courier New', monospace;
      font-size: 0.9rem;
      overflow-x: auto;
    }
    
    .output-block {
      background: #f8f4ff;
      border: 1px solid #d6b3ff;
      border-radius: 5px;
      padding: 1rem;
      margin: 1rem 0;
      font-family: 'Courier New', monospace;
      font-size: 0.9rem;
    }
  </style>
</head>
<body>
  <div class="project-header">
    <div class="project-content">
      <a href="../../index.html" class="back-link">‚Üê Back to Portfolio</a>
      <h1>Demand Paging with Address Translation Cache</h1>
      <p>A multi-level page table simulation with TLB support for virtual memory management</p>
    </div>
  </div>

  <div class="project-content">
    <img src="https://via.placeholder.com/600x300/9b59b6/ffffff?text=Demand+Paging+Cache" alt="Demand Paging with Address Translation Cache Project" class="project-image">
    
    <h2>Project Overview</h2>
    <p>This project implements a sophisticated virtual memory management system with multi-level page tables and an address translation cache (TLB). It simulates demand paging with configurable page table levels, comprehensive logging modes, and advanced memory management techniques.</p>
    
    <h2>Technologies Used</h2>
    <div class="tech-stack">
      <span class="tech-tag">C++</span>
      <span class="tech-tag">Virtual Memory</span>
      <span class="tech-tag">Page Tables</span>
      <span class="tech-tag">TLB Cache</span>
      <span class="tech-tag">Memory Management</span>
      <span class="tech-tag">Address Translation</span>
    </div>
    
    <h2>Key Features</h2>
    <ul>
      <li><strong>Multi-level Page Tables:</strong> Configurable hierarchical page table structure</li>
      <li><strong>Address Translation Cache (TLB):</strong> LRU-based cache with hit/miss detection</li>
      <li><strong>Virtual to Physical Translation:</strong> Complete address translation pipeline</li>
      <li><strong>Comprehensive Logging:</strong> Six different analysis modes for debugging</li>
      <li><strong>Memory Management:</strong> Proper allocation and cleanup of page table structures</li>
      <li><strong>Performance Analysis:</strong> Hit/miss statistics and performance metrics</li>
    </ul>
    
    <h2>How It Works</h2>
    <ol>
      <li><strong>Address Processing:</strong> Reads virtual addresses from trace files</li>
      <li><strong>TLB Lookup:</strong> Checks address translation cache for VPN mapping</li>
      <li><strong>Page Table Walk:</strong> Traverses multi-level page table hierarchy</li>
      <li><strong>Address Translation:</strong> Converts virtual addresses to physical addresses</li>
      <li><strong>Cache Management:</strong> Updates TLB with LRU replacement policy</li>
      <li><strong>Statistics Collection:</strong> Tracks hit rates and performance metrics</li>
    </ol>
    
    <h2>System Architecture</h2>
    <h3>Page Table Structure</h3>
    <ul>
      <li><strong>Level 0:</strong> Top-level page table (typically 8 bits)</li>
      <li><strong>Level 1:</strong> Middle-level page table (typically 8 bits)</li>
      <li><strong>Level 2:</strong> Bottom-level page table (typically 8 bits)</li>
      <li><strong>Bitmasks:</strong> Level-specific masks for address extraction</li>
      <li><strong>Shift Values:</strong> Proper alignment for address components</li>
    </ul>
    
    <h3>Address Translation Cache (TLB)</h3>
    <ul>
      <li><strong>Configurable Capacity:</strong> Adjustable cache size</li>
      <li><strong>LRU Replacement:</strong> Least Recently Used eviction policy</li>
      <li><strong>Hit/Miss Detection:</strong> Comprehensive cache performance tracking</li>
      <li><strong>VPN to PFN Mapping:</strong> Virtual to Physical frame number translation</li>
    </ul>
    
    <h2>Usage Example</h2>
    <div class="code-block">
# Compile the project<br>
make<br><br>
# Show bitmasks for 3-level page table<br>
./pagingwithatc -o bitmasks trace.tr 8 8 8<br><br>
# Generate summary statistics<br>
./pagingwithatc -o summary trace.tr 8 8 8<br><br>
# Virtual to physical address translation<br>
./pagingwithatc -o va2pa -n 5 trace.tr 8 8 8
    </div>
    
    <h2>Logging Modes</h2>
    <ul>
      <li><strong>bitmasks:</strong> Displays bitmasks for each page table level</li>
      <li><strong>offset:</strong> Shows offset portion of virtual addresses</li>
      <li><strong>summary:</strong> Comprehensive statistics and performance metrics</li>
      <li><strong>va2pa:</strong> Virtual to physical address translation</li>
      <li><strong>va2pa_atc_ptwalk:</strong> Translation with TLB and page table walk info</li>
      <li><strong>vpn2pfn:</strong> Virtual Page Number to Physical Frame Number mapping</li>
    </ul>
    
    <h2>Sample Output</h2>
    <h3>Bitmasks Mode</h3>
    <div class="output-block">
Bitmasks<br>
level 0 mask FF000000<br>
level 1 mask 00FF0000<br>
level 2 mask 0000FF00
    </div>
    
    <h3>Summary Statistics</h3>
    <div class="output-block">
Page size: 256 bytes<br>
Addresses processed: 224449<br>
Cache hits: 0, Page hits: 219561, Total hits: 219561, Misses: 4888<br>
Total hit percentage: 97.82%, miss percentage: 2.18%<br>
Frames allocated: 4888<br>
Number of page table entries: 6182
    </div>
    
    <h3>Address Translation</h3>
    <div class="output-block">
0041F760 -> 00000060<br>
0041F780 -> 00000080<br>
0041F740 -> 00000040
    </div>
    
    <h2>Technical Implementation</h2>
    <h3>Core Components</h3>
    <ul>
      <li><strong>pageTableLevel.cpp:</strong> Multi-level page table implementation</li>
      <li><strong>map.cpp:</strong> Page table entry and mapping management</li>
      <li><strong>tracereader.cpp:</strong> Memory access trace file processing</li>
      <li><strong>main.cpp:</strong> Program entry point and mode management</li>
    </ul>
    
    <h3>Address Translation Process</h3>
    <ol>
      <li><strong>Virtual Address Input:</strong> 32-bit virtual address from trace file</li>
      <li><strong>TLB Lookup:</strong> Check cache for existing VPN to PFN mapping</li>
      <li><strong>Page Table Walk:</strong> Traverse hierarchical page table structure</li>
      <li><strong>Physical Address Calculation:</strong> Combine PFN with offset</li>
      <li><strong>Cache Update:</strong> Update TLB with new mapping using LRU</li>
    </ol>
    
    <h2>Performance Features</h2>
    <ul>
      <li><strong>High Hit Rates:</strong> Achieves 97.82% hit rate in simulations</li>
      <li><strong>Efficient Memory Usage:</strong> Dynamic allocation with proper cleanup</li>
      <li><strong>Configurable Architecture:</strong> Adjustable page table levels and bit distributions</li>
      <li><strong>Comprehensive Analysis:</strong> Six different logging modes for detailed analysis</li>
      <li><strong>Large Dataset Support:</strong> Processes over 200,000 addresses efficiently</li>
    </ul>
    
    <h2>Project Highlights</h2>
    <ul>
      <li><strong>Computer Architecture:</strong> Practical implementation of virtual memory concepts</li>
      <li><strong>Memory Management:</strong> Advanced page table and TLB implementation</li>
      <li><strong>Performance Optimization:</strong> Efficient address translation with caching</li>
      <li><strong>Comprehensive Analysis:</strong> Multiple logging modes for detailed debugging</li>
      <li><strong>Scalable Design:</strong> Configurable architecture for different scenarios</li>
      <li><strong>Academic Excellence:</strong> Demonstrates advanced computer architecture concepts</li>
    </ul>
    
    <h2>Learning Outcomes</h2>
    <p>This project demonstrates mastery of:</p>
    <ul>
      <li>Virtual memory management and page table design</li>
      <li>Address translation cache (TLB) implementation</li>
      <li>Multi-level page table traversal and management</li>
      <li>Memory management and dynamic allocation</li>
      <li>Performance analysis and optimization techniques</li>
      <li>Computer architecture and memory hierarchy concepts</li>
    </ul>
    
    </div>

  <footer>
    <p>&copy; 2025 Niko Perry</p>
  </footer>
</body>
</html> 