<?xml version="1.0"?>
<!DOCTYPE target SYSTEM "gdb-target.dtd">
<!-- FPU + MMU Enabled --> 
<feature name="org.gnu.gdb.riscv.csr">
<enum id="arch" size="4"> 
  <evalue name="RV32" value="1"/>
  <evalue name="RV64" value="2"/>
  <evalue name="RV128" value="3"/>
</enum>

<!-- Machine Information Registers (0xF11 - 0xF14) -->
<reg name="mhartid" bitsize="32" regnum="3925" save-restore="no" type="uint32" group="CSR" description="Hardware thread ID"/> <!-- 0xF14 -->
<!-- Machine Information Registers (0xF11 - 0xF14) End -->

<!-- Machine Trap Setup (0x300 - 0x305) -->
<struct id="mstatus_reg" size="4"> 
  <field name="SD" start="31" end="31"/>
  <field name="MXR" start="19" end="19"/>
  <field name="SUM" start="18" end="18"/>
  <field name="MPRV" start="17" end="17"/>
  <field name="FS" start="13" end="14"/>
  <field name="MPP" start="11" end="12"/>
  <field name="SPP" start="8" end="8"/>
  <field name="MPIE" start="7" end="7"/>
  <field name="SPIE" start="5" end="5"/>
  <field name="MIE" start="3" end="3"/>
  <field name="SIE" start="1" end="1"/>
</struct>
<reg name="mstatus" bitsize="32" regnum="833" save-restore="no" type="mstatus_reg"	 group="CSR" description="Machine status register"/> <!-- 0x300 -->

<struct id="misa_reg" size="4">
  <field name="base" start="30" end="31" type="arch"/>
  <field name="extension" start="0" end="25"/>
</struct>
<reg name="misa" bitsize="32" regnum="834" save-restore="no" type="misa_reg" group="CSR" description="ISA and extensions"/> <!-- 0x301 -->

<struct id="medeleg_reg" size="4">
  <field name="SPF" start="15" end="15"/>
  <field name="LPF" start="13" end="13"/>
  <field name="IPF" start="12" end="12"/>
  <field name="ES" start="9" end="9"/>
  <field name="EU" start="8" end="8"/>
  <field name="SAF" start="7" end="7"/>
  <field name="SAM" start="6" end="6"/>
  <field name="LAF" start="5" end="5"/>
  <field name="LAM" start="4" end="4"/>
  <field name="II" start="2" end="2"/>
  <field name="IAF" start="1" end="1"/>
</struct>
<reg name="medeleg" bitsize="32" regnum="835" save-restore="no" type="medeleg_reg" group="CSR" description="Machine exception delegation register"/> <!-- 0x302 -->

<struct id="mideleg_reg" size="4">
  <field name="SE" start="4" end="9"/>
  <field name="ST" start="5" end="5"/>
  <field name="SS" start="1" end="1"/>
</struct>
<reg name="mideleg" bitsize="32" regnum="836" save-restore="no" type="mideleg_reg" group="CSR" description="Machine interrupt delegation register"/> <!-- 0x303 -->

<struct id="mie_reg" size="4">
  <field name="MEIE" start="11" end="11"/>
  <field name="SEIE" start="9" end="9"/>
  <field name="MTIE" start="7" end="7"/>
  <field name="STIE" start="5" end="5"/>
  <field name="MSIE" start="3" end="3"/>
  <field name="SSIE" start="1" end="1"/>
</struct>
<reg name="mie" bitsize="32" regnum="837" save-restore="no" type="mie_reg" group="CSR" description="Machine interrupt-enable register"/> <!-- 0x304 -->

<enum id="mtvec_reg_mode" size="4">
  <evalue name="direct" value="0"/>
  <evalue name="vectored" value="1"/>
</enum>
<struct id="mtvec_reg" size="4">
  <field name="base" start="2" end="31"/>
  <field name="mode" start="0" end="1"  type="mtvec_reg_mode"/>
</struct>
<reg name="mtvec" bitsize="32" regnum="838" save-restore="no" type="mtvec_reg" group="CSR" description="Machine trap-handler base address"/> <!-- 0x305 -->
<!-- Machine Trap Setup (0x300 - 0x305) End -->

<!-- Machine Trap Handling (0x340 - 0x344)-->
<reg name="mscratch" bitsize="32" regnum="897" save-restore="no" type="uint32" group="CSR" description="Scratch register for machine trap handlers"/> <!-- 0x340 -->
<reg name="mepc" bitsize="32" regnum="898" save-restore="no" type="code_ptr" group="CSR" description="Machine exception program counter"/> <!-- 0x341 -->

<struct id="mcause_reg" size="4">
  <field name="interrupt" start="31" end="31"/>
  <field name="exception_code" start="0" end="3"/>
</struct>
<reg name="mcause" bitsize="32" regnum="899" save-restore="no" type="mcause_reg" group="CSR" description="Machine trap cause"/> <!-- 0x342 -->
<reg name="mtval" bitsize="32" regnum="900" save-restore="no" type="uint32" group="CSR" description="Machine bad address or instruction"/> <!-- 0x343 -->
<struct id="mip_reg" size="4">
  <field name="MIEP" start="11" end="11"/>
  <field name="SEIP_OR" start="9" end="9"/>
  <field name="MTIP" start="7" end="7"/>
  <field name="STIP" start="5" end="5"/>
  <field name="MSIP" start="3" end="3"/>
  <field name="SSIP" start="1" end="1"/>
</struct>
<reg name="mip" bitsize="32" regnum="901" save-restore="no" type="mip_reg" group="CSR" description="Machine interrupt pending"/> <!-- 0x344 -->
<!-- Machine Trap Handling (0x340 - 0x344) End -->

<!-- User Counter/Timers (0xC00 - 0xC94)-->
<reg name="time" bitsize="32" regnum="3138" save-restore="no" type="uint32" group="CSR" description="Timer for RDTIME instruction"/> <!-- 0xC01 -->
<reg name="timeh" bitsize="32" regnum="3266" save-restore="no" type="uint32" group="CSR" description="Timer for RDTIME instruction (Upper 32 bits of Time)"/> <!-- 0xC81 -->
<!-- User Counter/Timers End -->

<!-- Supervisor Trap Setup -->
<struct id="sstatus_reg" size="4"> 
  <field name="SD" start="31" end="31"/>
  <field name="MXR" start="19" end="19"/>
  <field name="SUM" start="18" end="18"/>
  <field name="MPRV" start="17" end="17"/>
  <field name="FS" start="13" end="14"/>
  <field name="MPP" start="11" end="12"/>
  <field name="SPP" start="8" end="8"/>
  <field name="SPIE" start="5" end="5"/>
  <field name="SIE" start="1" end="1"/>
</struct>
<reg name="sstatus" bitsize="32" regnum="321" save-restore="no" type="sstatus_reg"	 group="CSR" description="Supervisor status register"/> <!-- 0x100 -->

<struct id="sie_reg" size="4"> 
  <field name="SSIE" start="9" end="9"/>
  <field name="STIE" start="5" end="5"/>
  <field name="SIE" start="1" end="1"/>
</struct>
<reg name="sie" bitsize="32" regnum="325" save-restore="no" type="sie_reg"	 group="CSR" description="Supervisor interrupt enable register"/> <!-- 0x104 -->

<enum id="stvec_reg_mode" size="4">
  <evalue name="direct" value="0"/>
  <evalue name="vectored" value="1"/>
</enum>
<struct id="stvec_reg" size="4">
  <field name="base" start="2" end="31"/>
  <field name="mode" start="0" end="1"  type="stvec_reg_mode"/>
</struct>
<reg name="stvec" bitsize="32" regnum="326" save-restore="no" type="stvec_reg" group="CSR" description="Supervisor trap-handler base address"/> <!-- 0x105 -->

<!-- Supervisor Trap Setup End -->

<!-- Supervisor Trap Handling -->
<reg name="sscratch" bitsize="32" regnum="385" save-restore="no" type="uint32" group="CSR" description="Scratch register for supervisor trap handlers"/> <!-- 0x140 -->
<reg name="sepc" bitsize="32" regnum="386" save-restore="no" type="code_ptr" group="CSR" description="Supervisor exception program counter"/> <!-- 0x141 -->
<struct id="scause_reg" size="4">
  <field name="interrupt" start="31" end="31"/>
  <field name="exception_code" start="0" end="3"/>
</struct>
<reg name="scause" bitsize="32" regnum="387" save-restore="no" type="scause_reg" group="CSR" description="Supervisor trap cause"/> <!-- 0x142 -->
<reg name="stval" bitsize="32" regnum="388" save-restore="no" type="uint32" group="CSR" description="Supervisor bad address or instruction"/> <!-- 0x143 -->
<struct id="sip_reg" size="4">
  <field name="SEIP_OR" start="9" end="9"/>
  <field name="STIP" start="5" end="5"/>
  <field name="SSIP" start="1" end="1"/>
</struct>
<reg name="sip" bitsize="32" regnum="389" save-restore="no" type="sip_reg" group="CSR" description="Supervisor interrupt pending"/> <!-- 0x144 -->

<!-- Supervisor Trap Handling End -->

<!-- Supervisor Protection and Translation (0x180) -->
<struct id="sptbr_reg" size="4">
  <field name="mode" start="31" end="31"/>
  <field name="asid" start="22" end="30"/>
  <field name="ppn" start="0" end="21"/>
</struct>
<reg name="satp" bitsize="32" regnum="449" save-restore="no" type="sptbr_reg" group="CSR" description="Supervisor Address Translation and Protection (satp) Register"/> <!-- 0x180 -->

<!-- Supervisor Protection and Translation End -->

<!-- User Floating-Point CSRs -->
<struct id="fflag_reg" size="4">
  <field name="NV" start="4" end="4"/>
  <field name="DZ" start="3" end="3"/>
  <field name="OF" start="2" end="2"/>
  <field name="UF" start="1" end="1"/>
  <field name="NX" start="0" end="0"/>
</struct>
<reg name="fflags" bitsize="32" regnum="66" save-restore="no" type="fflag_reg" group="CSR" description="Floating point accrued exceptions"/> <!-- 0x001 -->

<struct id="frm_reg" size="4">
  <field name="RM" start="0" end="2"/>
</struct>
<reg name="frm" bitsize="32" regnum="67" save-restore="no" type="frm_reg" group="CSR" description="Floating point dynamic rounding mode"/> <!-- 0x002 -->

<struct id="fcsr_reg" size="4">
  <field name="RM" start="5" end="7"/>
  <field name="NV" start="4" end="4"/>
  <field name="DZ" start="3" end="3"/>
  <field name="OF" start="2" end="2"/>
  <field name="UF" start="1" end="1"/>
  <field name="NX" start="0" end="0"/>
</struct>
<reg name="fcsr" bitsize="32" regnum="68" save-restore="no" type="fcsr_reg" group="CSR" description="floating point control and status register"/> <!-- 0x003 -->
<!-- User Floating-Point CSRs End -->

</feature>

