
*** Running vivado
    with args -log cpu_top_soc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top_soc.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu_top_soc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 437.910 ; gain = 163.996
Command: read_checkpoint -auto_incremental -incremental E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/utils_1/imports/synth_1/cpu_top_soc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/utils_1/imports/synth_1/cpu_top_soc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cpu_top_soc -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.984 ; gain = 411.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top_soc' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'iF' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'iF' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.sv:4]
INFO: [Synth 8-6157] synthesizing module 'id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv:100]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv:3]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized2' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized2' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv:5]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv:122]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dff_set' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regs' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'clint' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/clint.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/clint.sv:4]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/csr_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/csr_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rom' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.sv:2]
INFO: [Synth 8-6157] synthesizing module 'timer' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/TIMER.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/TIMER.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gpio' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/GPIO.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/GPIO.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spi' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/SPI.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/SPI.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rib' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv:1]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'rib' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top_soc' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv:1]
WARNING: [Synth 8-3848] Net raddr_o in module/entity clint does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/clint.sv:35]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-3848] Net hold_flag_o in module/entity rib does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv:73]
WARNING: [Synth 8-3848] Net led in module/entity cpu_top_soc does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv:6]
WARNING: [Synth 8-7129] Port hold_flag_o in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[31] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[30] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[29] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[28] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[27] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[26] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[25] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[24] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[23] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[22] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[21] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[20] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[19] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[18] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[17] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[16] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[15] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[14] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[13] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[12] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[31] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[30] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[29] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[28] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[27] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[26] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[25] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[24] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[23] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[22] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[21] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[20] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[19] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[18] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[17] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[16] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[15] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[14] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[13] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[12] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[31] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[30] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[29] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[28] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[27] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[26] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[25] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[24] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[23] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[22] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[21] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[20] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[19] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[18] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[17] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[16] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[15] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[14] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[13] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_raddr_i[12] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[31] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[30] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[29] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[28] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[27] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[26] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[25] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[24] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[23] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[22] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[21] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[20] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[19] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[18] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[17] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[16] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[15] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[14] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[13] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clint_waddr_i[12] in module csr_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[31] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[30] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[29] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[28] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[27] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[26] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[25] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[24] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[23] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[22] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[21] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[20] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[19] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[18] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[17] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[16] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[15] in module clint is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2275.480 ; gain = 1366.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2275.480 ; gain = 1366.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2275.480 ; gain = 1366.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2320.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/constrs_1/new/riscv.xdc]
Finished Parsing XDC File [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/constrs_1/new/riscv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/constrs_1/new/riscv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_top_soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_top_soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3572.414 ; gain = 0.504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 3572.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:09 . Memory (MB): peak = 3579.012 ; gain = 2670.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:09 . Memory (MB): peak = 3579.012 ; gain = 2670.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:09 . Memory (MB): peak = 3579.012 ; gain = 2670.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:16 ; elapsed = 00:01:14 . Memory (MB): peak = 3579.012 ; gain = 2670.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:16 ; elapsed = 00:01:14 . Memory (MB): peak = 3579.012 ; gain = 2670.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:52 ; elapsed = 00:11:17 . Memory (MB): peak = 3665.887 ; gain = 2756.980
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2111  
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   7 Input 65536 Bit        Muxes := 1     
	   2 Input 65536 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 16486 
	   4 Input   32 Bit        Muxes := 12    
	   7 Input   32 Bit        Muxes := 27    
	  11 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 24    
	   7 Input   28 Bit        Muxes := 24    
	   4 Input   28 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 1     
	  11 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 14    
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 84    
	   3 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "waddr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waddr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7257] Removed RAM (u_rom/ROM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element u_rom/ROM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[31]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[4]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[5]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[6]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[7]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[8]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[9]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[10]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[11]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[12]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[13]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[14]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[15]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[16]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[17]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[18]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[19]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[20]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[21]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[22]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[23]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[24]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[25]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[26]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[27]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[28]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[29]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_clint/\cause_reg[30] )
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[11]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[12]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[13]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[14]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[15]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[16]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[17]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[18]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[19]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[20]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[21]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[22]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[23]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[24]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[25]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[26]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[27]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[28]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[29]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[30]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[31]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[10]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[9]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[7]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[5]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[4]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[3]' (FDR) to 'u_cpu_top/u_clint/waddr_o_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_clint/\waddr_o_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/cause_reg[0]' (FDRE) to 'u_cpu_top/u_clint/cause_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu_top/u_clint/waddr_o_reg[8]' (FDR) to 'u_cpu_top/u_clint/we_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][26] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:21 ; elapsed = 00:19:29 . Memory (MB): peak = 4109.023 ; gain = 3200.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:52 ; elapsed = 00:20:01 . Memory (MB): peak = 4109.023 ; gain = 3200.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
